{"id":"https://openalex.org/W1794914296","doi":"https://doi.org/10.1109/apccas.2002.1114950","title":"A timing driven approach for crosstalk minimization in gridded channel routing","display_name":"A timing driven approach for crosstalk minimization in gridded channel routing","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1794914296","doi":"https://doi.org/10.1109/apccas.2002.1114950","mag":"1794914296"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114950","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060945705","display_name":"Shih-Hsu Huang","orcid":"https://orcid.org/0000-0001-8908-8384"},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Shih-Hsu Huang","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Taiwan","[Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung-li, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I151221077"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044956294","display_name":"Yi-Siang Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I151221077","display_name":"Chung Yuan Christian University","ror":"https://ror.org/02w8ws377","country_code":"TW","type":"education","lineage":["https://openalex.org/I151221077"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Siang Hsu","raw_affiliation_strings":["Department of Electronic Engineering, Chung Yuan Christian University, Taiwan","[Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung-li, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Chung Yuan Christian University, Taiwan","institution_ids":["https://openalex.org/I151221077"]},{"raw_affiliation_string":"[Dept. of Electron. Eng., Chung Yuan Christian Univ., Chung-li, Taiwan]","institution_ids":["https://openalex.org/I151221077"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5060945705"],"corresponding_institution_ids":["https://openalex.org/I151221077"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12760035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"263","last_page":"266"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7746461629867554},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7137917876243591},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6217411756515503},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5912960171699524},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5005240440368652},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.447797030210495},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.4452369511127472},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4369814693927765},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.41034364700317383},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3572405278682709},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21787238121032715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20389395952224731},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19493529200553894}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7746461629867554},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7137917876243591},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6217411756515503},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5912960171699524},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5005240440368652},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.447797030210495},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.4452369511127472},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4369814693927765},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.41034364700317383},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3572405278682709},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21787238121032715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20389395952224731},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19493529200553894},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1114950","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114950","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2099862433","https://openalex.org/W2109372279","https://openalex.org/W2120599026","https://openalex.org/W2121869816","https://openalex.org/W2123716682","https://openalex.org/W2131140212","https://openalex.org/W2131655821","https://openalex.org/W2139926059","https://openalex.org/W2143942456","https://openalex.org/W2146755017","https://openalex.org/W4251976205","https://openalex.org/W6678433792","https://openalex.org/W6681578689"],"related_works":["https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W1551902604","https://openalex.org/W2374241634","https://openalex.org/W2130626635","https://openalex.org/W2060294586","https://openalex.org/W4250593837","https://openalex.org/W2059364457","https://openalex.org/W4205718258"],"abstract_inverted_index":{"The":[0],"wire-to-wire":[1],"spacing":[2],"in":[3,29],"a":[4,16,37,82,89],"VLSI":[5,10,30],"chip":[6],"becomes":[7,25],"closer":[8],"as":[9],"fabrication":[11],"technology":[12],"rapidly":[13],"evolves.":[14],"As":[15],"result,":[17],"the":[18,45,53,67,100,118,130,135,142],"reduction":[19,101],"of":[20,47,56,69,96,102,111,141],"crosstalk":[21,70,103,127,137],"between":[22],"interconnect":[23],"wires":[24],"an":[26,74],"important":[27],"consideration":[28],"design.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35,87],"present":[36],"timing":[38,63],"driven":[39,64],"gridded":[40],"channel":[41,84],"routing":[42,65,76,85],"approach":[43,58,150],"for":[44,93],"minimization":[46],"crosstalk.":[48],"Compared":[49],"with":[50,66],"previous":[51],"works,":[52],"main":[54],"distinction":[55],"our":[57,122,149],"is":[59,104,124],"that":[60,78,148],"it":[61],"enables":[62],"objective":[68],"delay":[71,90,119],"minimization.":[72],"Given":[73],"initial":[75],"solution":[77],"was":[79],"generated":[80],"by":[81,107],"conventional":[83],"algorithm,":[86],"construct":[88],"degradation":[91,120],"graph":[92],"each":[94],"pair":[95],"adjacent":[97],"wires.":[98],"Then,":[99],"carried":[105],"out":[106],"reassignment,":[108],"including":[109],"dogleg,":[110],"horizontal":[112],"wire":[113],"segments.":[114],"By":[115],"iteratively":[116],"improving":[117],"graph,":[121],"goal":[123],"to":[125,133],"satisfy":[126],"constraints":[128,138],"on":[129],"nets":[131],"and":[132],"minimize":[134],"total":[136],"among":[139],"all":[140],"nets.":[143],"Experimental":[144],"data":[145],"consistently":[146],"shows":[147],"achieves":[151],"very":[152],"good":[153],"results.":[154]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}