{"id":"https://openalex.org/W1578281627","doi":"https://doi.org/10.1109/apccas.2002.1114937","title":"Linear array processors with multiple access modes memory for real-time image processing","display_name":"Linear array processors with multiple access modes memory for real-time image processing","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1578281627","doi":"https://doi.org/10.1109/apccas.2002.1114937","mag":"1578281627"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114937","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090445799","display_name":"Hassan Rabah","orcid":"https://orcid.org/0000-0001-6334-3084"},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"H. Rabah","raw_affiliation_strings":["LIEN Faculte des sciences, University of Henri Poincare-Nancy I, Nancy, France"],"affiliations":[{"raw_affiliation_string":"LIEN Faculte des sciences, University of Henri Poincare-Nancy I, Nancy, France","institution_ids":["https://openalex.org/I90183372"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031033968","display_name":"H. Mathias","orcid":"https://orcid.org/0009-0000-0685-0143"},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"H. Mathias","raw_affiliation_strings":["LIEN Faculte des sciences, University of Henri Poincare-Nancy I, Nancy, France"],"affiliations":[{"raw_affiliation_string":"LIEN Faculte des sciences, University of Henri Poincare-Nancy I, Nancy, France","institution_ids":["https://openalex.org/I90183372"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046592243","display_name":"Eril Mozef","orcid":null},"institutions":[{"id":"https://openalex.org/I134635517","display_name":"Bandung Institute of Technology","ror":"https://ror.org/00apj8t60","country_code":"ID","type":"education","lineage":["https://openalex.org/I134635517"]}],"countries":["ID"],"is_corresponding":false,"raw_author_name":"E. Mozef","raw_affiliation_strings":["Politeknik ITB, Institut Teknologi Bandung, Indonesia"],"affiliations":[{"raw_affiliation_string":"Politeknik ITB, Institut Teknologi Bandung, Indonesia","institution_ids":["https://openalex.org/I134635517"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108832228","display_name":"D. Torres","orcid":null},"institutions":[{"id":"https://openalex.org/I60002142","display_name":"Morelia Institute of Technology","ror":"https://ror.org/0433s0254","country_code":"MX","type":"education","lineage":["https://openalex.org/I1302736544","https://openalex.org/I4210090124","https://openalex.org/I4413696010","https://openalex.org/I60002142"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"D. Torres","raw_affiliation_strings":["Institute Tecnologico Morelia, Mexico"],"affiliations":[{"raw_affiliation_string":"Institute Tecnologico Morelia, Mexico","institution_ids":["https://openalex.org/I60002142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051882205","display_name":"Serge Weber","orcid":"https://orcid.org/0000-0002-7851-9916"},"institutions":[{"id":"https://openalex.org/I90183372","display_name":"Universit\u00e9 de Lorraine","ror":"https://ror.org/04vfs2w97","country_code":"FR","type":"education","lineage":["https://openalex.org/I90183372"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Weber","raw_affiliation_strings":["LIEN Facult6 des sciences, University of Henri Poincare-Nancy I, Nancy, France"],"affiliations":[{"raw_affiliation_string":"LIEN Facult6 des sciences, University of Henri Poincare-Nancy I, Nancy, France","institution_ids":["https://openalex.org/I90183372"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5090445799"],"corresponding_institution_ids":["https://openalex.org/I90183372"],"apc_list":null,"apc_paid":null,"fwci":0.4244,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55080645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"203","last_page":"206"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12923","display_name":"Digital Image Processing Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10052","display_name":"Medical Image Segmentation Techniques","score":0.9807999730110168,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8039789795875549},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.7009046077728271},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6307999491691589},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5788069367408752},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5718600153923035},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4675413966178894},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.460276335477829},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.459803968667984},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.446757048368454},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4464079737663269},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.4358302354812622},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37531888484954834},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3606939911842346},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.19550934433937073}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8039789795875549},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.7009046077728271},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6307999491691589},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5788069367408752},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5718600153923035},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4675413966178894},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.460276335477829},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.459803968667984},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.446757048368454},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4464079737663269},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.4358302354812622},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37531888484954834},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3606939911842346},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.19550934433937073},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1114937","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114937","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W17180858","https://openalex.org/W46555092","https://openalex.org/W2048737811","https://openalex.org/W2063132216","https://openalex.org/W2152604155","https://openalex.org/W2153735823","https://openalex.org/W2157042197","https://openalex.org/W6600683044","https://openalex.org/W6601894035"],"related_works":["https://openalex.org/W2556885209","https://openalex.org/W4251041146","https://openalex.org/W2378625040","https://openalex.org/W2518412471","https://openalex.org/W2564229038","https://openalex.org/W2102780438","https://openalex.org/W2149373426","https://openalex.org/W2082609830","https://openalex.org/W2137703283","https://openalex.org/W3145382001"],"abstract_inverted_index":{"This":[0,24],"paper":[1],"presents":[2],"the":[3,72,77,110],"Linear":[4],"Array":[5],"Processors":[6],"with":[7,54],"Multiple":[8],"Access":[9],"Modes":[10],"Memory":[11],"system":[12],"(LAPMAM),":[13],"an":[14],"efficient":[15],"mono":[16],"dimensional":[17],"parallel":[18,81],"architecture":[19,25,73],"for":[20],"real-time":[21],"image":[22,104],"processing.":[23,105],"is":[26,74],"composed":[27],"of":[28,58,71,79,87,109],"n":[29],"processors":[30],"and":[31,47,101],"n/sup":[32],"2/":[33],"memory":[34,37],"modules.":[35],"These":[36],"modules":[38],"have":[39],"multiple":[40],"access":[41],"modes:":[42],"RAM,":[43],"FIFO,":[44],"normal":[45],"CAM":[46,49],"interactive":[48],"modes.":[50],"They":[51],"are":[52,62,113],"associated":[53],"a":[55,65,80,88],"linear":[56],"array":[57],"VLIW":[59],"processors,":[60],"which":[61],"interconnected":[63],"through":[64],"communication":[66],"network.":[67],"The":[68,106],"practical":[69],"working":[70],"explained":[75],"using":[76],"example":[78],"labeling":[82],"algorithm.":[83],"A":[84],"hardware":[85],"simulation":[86,107],"LAPMAM":[89],"prototype":[90],"has":[91],"been":[92],"carried":[93],"out":[94],"to":[95],"test":[96],"its":[97],"performance":[98],"in":[99],"low":[100],"intermediate":[102],"level":[103],"results":[108],"VHDL":[111],"model":[112],"presented.":[114]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}