{"id":"https://openalex.org/W1920602296","doi":"https://doi.org/10.1109/apccas.2002.1114929","title":"Delay variation tolerant clock scheduling for semi-synchronous circuits","display_name":"Delay variation tolerant clock scheduling for semi-synchronous circuits","publication_year":2003,"publication_date":"2003-06-26","ids":{"openalex":"https://openalex.org/W1920602296","doi":"https://doi.org/10.1109/apccas.2002.1114929","mag":"1920602296"},"language":"en","primary_location":{"id":"doi:10.1109/apccas.2002.1114929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114929","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031505016","display_name":"Hidetoshi Matsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"H. Matsumura","raw_affiliation_strings":["Department of Communications and Integrated Systems, Tokyo Institute of Technology, Meguro-ku, Tokyo, Japan","Dept. of Commun. & Integrated Syst., Tokyo Inst. of Technol., Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Integrated Systems, Tokyo Institute of Technology, Meguro-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Dept. of Commun. & Integrated Syst., Tokyo Inst. of Technol., Japan#TAB#","institution_ids":["https://openalex.org/I114531698"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100710412","display_name":"Atsushi Takahashi","orcid":"https://orcid.org/0000-0003-3821-5325"},"institutions":[{"id":"https://openalex.org/I114531698","display_name":"Tokyo Institute of Technology","ror":"https://ror.org/0112mx960","country_code":"JP","type":"education","lineage":["https://openalex.org/I114531698"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Takahashi","raw_affiliation_strings":["Department of Communications and Integrated Systems, Tokyo Institute of Technology, Meguro-ku, Tokyo, Japan","Dept. of Commun. & Integrated Syst., Tokyo Inst. of Technol., Japan#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Communications and Integrated Systems, Tokyo Institute of Technology, Meguro-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I114531698"]},{"raw_affiliation_string":"Dept. of Commun. & Integrated Syst., Tokyo Inst. of Technol., Japan#TAB#","institution_ids":["https://openalex.org/I114531698"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031505016"],"corresponding_institution_ids":["https://openalex.org/I114531698"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.15719309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"165","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6812328100204468},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.6609660983085632},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6444733738899231},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.6229825019836426},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.583314836025238},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5540338754653931},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5475219488143921},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.5376473665237427},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5066919922828674},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5043097734451294},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4879431128501892},{"id":"https://openalex.org/keywords/transmission-delay","display_name":"Transmission delay","score":0.47679662704467773},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4655632972717285},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.43782445788383484},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4323437809944153},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3780977725982666},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16543835401535034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15933576226234436},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14674603939056396},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14085134863853455},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12643775343894958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11305937170982361},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.08459115028381348}],"concepts":[{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6812328100204468},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.6609660983085632},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6444733738899231},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.6229825019836426},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.583314836025238},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5540338754653931},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5475219488143921},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.5376473665237427},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5066919922828674},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5043097734451294},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4879431128501892},{"id":"https://openalex.org/C108921912","wikidata":"https://www.wikidata.org/wiki/Q7834639","display_name":"Transmission delay","level":3,"score":0.47679662704467773},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4655632972717285},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.43782445788383484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4323437809944153},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3780977725982666},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16543835401535034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15933576226234436},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14674603939056396},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14085134863853455},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12643775343894958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11305937170982361},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.08459115028381348},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/apccas.2002.1114929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/apccas.2002.1114929","pdf_url":null,"source":{"id":"https://openalex.org/S4306417752","display_name":"Asia Pacific Conference on Circuits and Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Asia-Pacific Conference on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W139379234","https://openalex.org/W1500653364","https://openalex.org/W1511469799","https://openalex.org/W1930768720","https://openalex.org/W2001979258","https://openalex.org/W2011778848","https://openalex.org/W2023981464","https://openalex.org/W2100928338","https://openalex.org/W2125690626","https://openalex.org/W2136768070","https://openalex.org/W2159866772","https://openalex.org/W4248546709","https://openalex.org/W4252644491"],"related_works":["https://openalex.org/W2377749234","https://openalex.org/W2606047588","https://openalex.org/W2108168368","https://openalex.org/W2137310043","https://openalex.org/W364924225","https://openalex.org/W2107437643","https://openalex.org/W4386292891","https://openalex.org/W2368071665","https://openalex.org/W2078264798","https://openalex.org/W1865286884"],"abstract_inverted_index":{"In":[0,46,102],"semi-synchronous":[1],"framework,":[2],"the":[3,25,64,72,81,104,122],"clock":[4,87,106],"is":[5,36,71,111,125],"assumed":[6],"to":[7,11,18],"be":[8],"distributed":[9],"periodically":[10],"each":[12],"individual":[13],"register":[14],"though":[15,121],"not":[16],"necessarily":[17],"all":[19],"registers":[20],"simultaneously.":[21],"It":[22],"seemed":[23],"that":[24,40,54,67,90],"effect":[26],"of":[27,74,108],"delay":[28,61,65,70,76,100,131],"variation":[29,62],"caused":[30],"by":[31],"manufacturing":[32],"and":[33,77],"environment":[34],"variations":[35],"more":[37],"serious":[38],"than":[39],"in":[41,127],"a":[42,51,55,86,92,109,128],"conventional":[43,117],"synchronous":[44,118],"framework.":[45],"this":[47],"paper,":[48],"we":[49,84],"show":[50],"sufficient":[52,82],"condition":[53],"circuit":[56,93,110,123],"works":[57,94],"correctly":[58,95],"under":[59],"global":[60,99,130],"with":[63,116],"model":[66],"signal":[68],"propagation":[69],"sum":[73],"gate":[75],"routing":[78],"delay.":[79],"Using":[80],"condition,":[83],"propose":[85],"scheduling":[88],"method":[89],"guarantees":[91],"within":[96],"an":[97],"allowable":[98],"variation.":[101,132],"experiments,":[103],"minimum":[105],"period":[107],"reduced":[112],"about":[113],"20%":[114],"compared":[115],"framework":[119],"even":[120],"behavior":[124],"guaranteed":[126],"large":[129]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}