{"id":"https://openalex.org/W3036599731","doi":"https://doi.org/10.1109/ants47819.2019.9118163","title":"A Novel Approach for FPGA Implementation of Register Exchange Based Viterbi Decoder and Re-Encoding based Node Synchronizer","display_name":"A Novel Approach for FPGA Implementation of Register Exchange Based Viterbi Decoder and Re-Encoding based Node Synchronizer","publication_year":2019,"publication_date":"2019-12-01","ids":{"openalex":"https://openalex.org/W3036599731","doi":"https://doi.org/10.1109/ants47819.2019.9118163","mag":"3036599731"},"language":"en","primary_location":{"id":"doi:10.1109/ants47819.2019.9118163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ants47819.2019.9118163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Advanced Networks and Telecommunications Systems (ANTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020569649","display_name":"Anil Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I1289461252","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71","country_code":"IN","type":"government","lineage":["https://openalex.org/I1289461252","https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Anil Kumar","raw_affiliation_strings":["Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India","institution_ids":["https://openalex.org/I1289461252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053787757","display_name":"V. Ravichandran","orcid":null},"institutions":[{"id":"https://openalex.org/I1289461252","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71","country_code":"IN","type":"government","lineage":["https://openalex.org/I1289461252","https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V Ravichandran","raw_affiliation_strings":["Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India","institution_ids":["https://openalex.org/I1289461252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086787184","display_name":"S Sudhakar","orcid":"https://orcid.org/0000-0001-8804-3619"},"institutions":[{"id":"https://openalex.org/I1289461252","display_name":"Indian Space Research Organisation","ror":"https://ror.org/00cwrns71","country_code":"IN","type":"government","lineage":["https://openalex.org/I1289461252","https://openalex.org/I3148377317"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S Sudhakar","raw_affiliation_strings":["Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India"],"affiliations":[{"raw_affiliation_string":"Control and Digital Electronics Group, U R Rao Satellite Center, ISRO,Bengaluru,India","institution_ids":["https://openalex.org/I1289461252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020569649"],"corresponding_institution_ids":["https://openalex.org/I1289461252"],"apc_list":null,"apc_paid":null,"fwci":0.194,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58360593,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.973800003528595,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.973800003528595,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9449999928474426,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.8312067985534668},{"id":"https://openalex.org/keywords/viterbi-decoder","display_name":"Viterbi decoder","score":0.8081986904144287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8050602078437805},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7424231767654419},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5588374733924866},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5037516951560974},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4630110263824463},{"id":"https://openalex.org/keywords/viterbi-algorithm","display_name":"Viterbi algorithm","score":0.45383787155151367},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4309678375720978},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4302060306072235},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4065897464752197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35247230529785156},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11890175938606262},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09497398138046265},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08799248933792114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.06545963883399963}],"concepts":[{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.8312067985534668},{"id":"https://openalex.org/C117379686","wikidata":"https://www.wikidata.org/wiki/Q6996459","display_name":"Viterbi decoder","level":3,"score":0.8081986904144287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8050602078437805},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7424231767654419},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5588374733924866},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5037516951560974},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4630110263824463},{"id":"https://openalex.org/C60582962","wikidata":"https://www.wikidata.org/wiki/Q83886","display_name":"Viterbi algorithm","level":3,"score":0.45383787155151367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4309678375720978},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4302060306072235},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4065897464752197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35247230529785156},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11890175938606262},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09497398138046265},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08799248933792114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.06545963883399963},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ants47819.2019.9118163","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ants47819.2019.9118163","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Conference on Advanced Networks and Telecommunications Systems (ANTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1572157493","https://openalex.org/W1626568767","https://openalex.org/W2004136499","https://openalex.org/W2025801271","https://openalex.org/W2043997202","https://openalex.org/W2102132379","https://openalex.org/W2114488920","https://openalex.org/W2122683098","https://openalex.org/W2134354020","https://openalex.org/W2184072571","https://openalex.org/W2961858361","https://openalex.org/W6636765511","https://openalex.org/W6680320098"],"related_works":["https://openalex.org/W2102309991","https://openalex.org/W1795315578","https://openalex.org/W2373954783","https://openalex.org/W2535886977","https://openalex.org/W2133857928","https://openalex.org/W2143297499","https://openalex.org/W2356694334","https://openalex.org/W2991144886","https://openalex.org/W2790444905","https://openalex.org/W1843778016"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents:":[2],"(i)":[3],"A":[4],"novel":[5],"method":[6,47],"for":[7,25,89,137],"VHDL":[8],"implementation":[9,88],"of":[10,63,72,104,112],"register":[11,64,97],"exchange":[12,46,65],"based":[13,42,87],"soft-hard":[14],"decision":[15,118],"Viterbi":[16],"decoder":[17],"in":[18,83],"order":[19],"to":[20,27,31,56,74,80,140],"augment":[21],"link":[22],"margins":[23],"available":[24],"\u201crover":[26],"lander\u201d":[28],"and":[29,35,39,50,96,116,128,134],"\u201clander":[30],"orbiter\u201d":[32],"telemetry":[33],"links":[34],"its":[36],"performance":[37,110,133],"evaluation":[38,111,136],"(ii)":[40],"Re-encoding":[41],"node":[43,138],"synchronizer.":[44],"Register":[45],"is":[48,66],"faster":[49],"have":[51,99,120,144],"low":[52],"latency":[53],"as":[54],"compared":[55],"traceback":[57],"method,":[58],"but":[59],"the":[60,76,101,113],"main":[61],"disadvantage":[62],"that":[67],"it":[68],"needs":[69],"large":[70,102],"number":[71,103],"registers":[73,105],"store":[75],"decoded":[77],"bits":[78],"corresponding":[79],"each":[81],"state":[82,94],"trellis.":[84],"Using":[85],"memory":[86],"path":[90],"metric":[91],"computation,":[92],"survival":[93],"management":[95],"exchange,":[98],"reduced":[100],"requirement.":[106],"Bit":[107],"error":[108],"rate":[109],"implemented":[114],"hard":[115],"soft":[117,129],"decoding":[119],"been":[121,145],"carried":[122,146],"out":[123],"by":[124],"varying":[125],"trellis":[126],"depth":[127],"quantization":[130],"bits.":[131],"The":[132],"threshold":[135],"synchronizer":[139],"decide":[141],"\u201cIn-Sync\u201d,":[142],"\u201cOut-Of-Sync\u201d":[143],"out.":[147]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}