{"id":"https://openalex.org/W2164452745","doi":"https://doi.org/10.1109/aiccsa.2009.5069429","title":"Reconfigurable architecture for elementary functions evaluation","display_name":"Reconfigurable architecture for elementary functions evaluation","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2164452745","doi":"https://doi.org/10.1109/aiccsa.2009.5069429","mag":"2164452745"},"language":"en","primary_location":{"id":"doi:10.1109/aiccsa.2009.5069429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2009.5069429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113701843","display_name":"Mohamed Anane","orcid":"https://orcid.org/0009-0000-1502-5524"},"institutions":[{"id":"https://openalex.org/I4210149016","display_name":"\u00c9cole Nationale Sup\u00e9rieure d'Informatique","ror":"https://ror.org/04dj1dn66","country_code":"DZ","type":"education","lineage":["https://openalex.org/I4210149016"]}],"countries":["DZ"],"is_corresponding":true,"raw_author_name":"Anane Mohamed","raw_affiliation_strings":["Ecole Nationale Sup\u00e9rieure d''Informatique, Algiers, Algeria"],"affiliations":[{"raw_affiliation_string":"Ecole Nationale Sup\u00e9rieure d''Informatique, Algiers, Algeria","institution_ids":["https://openalex.org/I4210149016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020277361","display_name":"Anane Nadjia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Anane Nadjia","raw_affiliation_strings":["Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria"],"affiliations":[{"raw_affiliation_string":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063631288","display_name":"Hamid Bessalah","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Bessalah Hamid","raw_affiliation_strings":["Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria"],"affiliations":[{"raw_affiliation_string":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007287687","display_name":"M. Issad","orcid":"https://orcid.org/0000-0002-8896-7827"},"institutions":[{"id":"https://openalex.org/I4210102186","display_name":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es","ror":"https://ror.org/01ay87255","country_code":"DZ","type":"facility","lineage":["https://openalex.org/I4210102186"]}],"countries":["DZ"],"is_corresponding":false,"raw_author_name":"Issad Mohamed","raw_affiliation_strings":["Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria"],"affiliations":[{"raw_affiliation_string":"Centre de D\u00e9veloppement des Technologies Avanc\u00e9es, Algiers, Algeria","institution_ids":["https://openalex.org/I4210102186"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113701843"],"corresponding_institution_ids":["https://openalex.org/I4210149016"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18742958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"853","last_page":"856"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7172449827194214},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6412663459777832},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6371370553970337},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6046848297119141},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5592641830444336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5483962297439575},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5305030345916748},{"id":"https://openalex.org/keywords/piecewise","display_name":"Piecewise","score":0.5267757177352905},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.48470592498779297},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.45117300748825073},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4252783954143524},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.42085781693458557},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.41837337613105774},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.36081406474113464},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30546846985816956},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3038877248764038},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2032334804534912}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7172449827194214},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6412663459777832},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6371370553970337},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6046848297119141},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5592641830444336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5483962297439575},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5305030345916748},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.5267757177352905},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.48470592498779297},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.45117300748825073},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4252783954143524},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.42085781693458557},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.41837337613105774},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.36081406474113464},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30546846985816956},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3038877248764038},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2032334804534912},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aiccsa.2009.5069429","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2009.5069429","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1530156516","https://openalex.org/W1538172314","https://openalex.org/W1665429980","https://openalex.org/W1990899866","https://openalex.org/W2097741017","https://openalex.org/W2101153698","https://openalex.org/W2111730172","https://openalex.org/W2114466557","https://openalex.org/W2115605495","https://openalex.org/W2120839713","https://openalex.org/W2122685238","https://openalex.org/W2141957537","https://openalex.org/W2158256867","https://openalex.org/W2204310803","https://openalex.org/W2916844179","https://openalex.org/W2979730858","https://openalex.org/W4214660051"],"related_works":["https://openalex.org/W3215589575","https://openalex.org/W2336476964","https://openalex.org/W3150959508","https://openalex.org/W1571090276","https://openalex.org/W2773283032","https://openalex.org/W2012407419","https://openalex.org/W2239119680","https://openalex.org/W1973800584","https://openalex.org/W3150370983","https://openalex.org/W4297795876"],"abstract_inverted_index":{"A":[0,120],"reconfigurable":[1],"architecture":[2,122,141],"for":[3,111],"efficient":[4],"computation":[5,27],"of":[6,32,40,57,147,154,160,166],"several":[7],"elementary":[8],"functions,":[9],"in":[10,17,61,69,94],"double":[11],"precision":[12,56],"floating-point":[13],"format,":[14],"is":[15,23,126],"presented":[16,137],"this":[18],"paper.":[19],"The":[20],"main":[21],"idea":[22],"to":[24,35,85,100,115],"tailor":[25],"the":[26,37,66,87,95,102,107,112,117,140],"method":[28,44,125],"towards":[29],"FPGA":[30],"resources":[31],"Virtex-II":[33,70],"circuits":[34],"increase":[36],"execution":[38,130],"performances":[39],"these":[41],"functions.":[42],"Our":[43],"employs":[45],"a":[46,55,144,158,164],"piecewise":[47],"minimax":[48],"approximation":[49,74],"and":[50,128,132,150,163],"look-up":[51],"tables.":[52],"To":[53],"achieve":[54],"one":[58,167],"ULP":[59],"(unit":[60],"last":[62],"place)":[63],"without":[64],"exceeding":[65],"memory":[67],"available":[68],"FPGAs,":[71],"third":[72],"degree":[73],"polynomials":[75],"were":[76,92],"needed":[77],"which":[78],"have":[79],"been":[80],"evaluated":[81],"using":[82],"Horner's":[83],"scheme":[84],"reduce":[86],"multiplications":[88],"number.":[89],"Some":[90],"strategies":[91],"used":[93],"fused":[96],"multiplier":[97],"adder":[98],"(FMAs)":[99],"overcome":[101],"carry":[103,108],"propagation":[104],"such":[105],"as":[106],"save":[109],"representation":[110],"intermediate":[113],"results":[114],"minimize":[116],"multipliers":[118],"delay.":[119],"pipelined":[121],"implementing":[123],"our":[124],"proposed":[127],"its":[129],"time":[131,146],"area":[133],"costs":[134],"estimations":[135],"are":[136],"showing":[138],"that":[139],"has":[142],"attained":[143],"cycle":[145],"17.372":[148],"ns":[149],"an":[151],"operating":[152],"frequency":[153],"57":[155],"MHz":[156],"with":[157],"latency":[159],"four":[161],"cycles":[162],"throughput":[165],"result":[168],"per":[169],"cycle.":[170]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}