{"id":"https://openalex.org/W2154727547","doi":"https://doi.org/10.1109/aiccsa.2008.4493676","title":"Implementation of a 1oo2-RISC-architecture on FPGA for safety systems","display_name":"Implementation of a 1oo2-RISC-architecture on FPGA for safety systems","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2154727547","doi":"https://doi.org/10.1109/aiccsa.2008.4493676","mag":"2154727547"},"language":"en","primary_location":{"id":"doi:10.1109/aiccsa.2008.4493676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2008.4493676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005437316","display_name":"Josef B\u00f6rcs\u00f6k","orcid":"https://orcid.org/0000-0003-4394-1305"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Josef Borcsok","raw_affiliation_strings":["University of Kassel, Kassel, Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel, Kassel, Germany","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002287165","display_name":"Ali Hayek","orcid":null},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ali Hayek","raw_affiliation_strings":["University of Kassel, Kassel, Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel, Kassel, Germany","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108151517","display_name":"Muhammad Umar","orcid":"https://orcid.org/0009-0009-8517-0992"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Umar","raw_affiliation_strings":["University of Kassel, Kassel, Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel, Kassel, Germany","institution_ids":["https://openalex.org/I106157433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005437316"],"corresponding_institution_ids":["https://openalex.org/I106157433"],"apc_list":null,"apc_paid":null,"fwci":1.3318,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.82688408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1046","last_page":"1051"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12423","display_name":"Software Reliability and Analysis Research","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7447580099105835},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7214845418930054},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7019842863082886},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7004001140594482},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6566113829612732},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6195142269134521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4778009057044983},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4521491825580597},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.43109646439552307},{"id":"https://openalex.org/keywords/systems-architecture","display_name":"Systems architecture","score":0.41602468490600586},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27875351905822754},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2456698715686798},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.13273021578788757}],"concepts":[{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7447580099105835},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7214845418930054},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7019842863082886},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7004001140594482},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6566113829612732},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6195142269134521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4778009057044983},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4521491825580597},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.43109646439552307},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.41602468490600586},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27875351905822754},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2456698715686798},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.13273021578788757},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aiccsa.2008.4493676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2008.4493676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W34675824","https://openalex.org/W165220300","https://openalex.org/W654063854","https://openalex.org/W1999890019","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1947925516","https://openalex.org/W2036644923","https://openalex.org/W1683429535","https://openalex.org/W1917644319","https://openalex.org/W2373872571","https://openalex.org/W2129535596","https://openalex.org/W2371431472","https://openalex.org/W2801598934","https://openalex.org/W1561682839","https://openalex.org/W4382139800"],"abstract_inverted_index":{"Nowadays":[0],"embedded":[1],"systems":[2,42],"are":[3,10,137],"increasingly":[4],"used":[5,12],"in":[6,13,16,100],"industrial":[7],"applications.":[8],"FPGAs":[9],"being":[11],"complex":[14],"roles":[15],"critical":[17],"systems.":[18],"The":[19],"purpose":[20],"of":[21,33,57,75,87,119,124,129],"this":[22],"paper":[23],"is":[24,78,103,113],"to":[25,72],"present":[26],"the":[27,31,81,84,106,110,116,120,122,125,130],"basic":[28],"ideas":[29],"behind":[30],"building":[32],"safety":[34,54,70,107],"related":[35],"loo2":[36,111,131],"system":[37,97],"on":[38],"FPGA":[39,90],"platform.":[40],"Since":[41],"with":[43,52],"a":[44,53,63,73,88,96],"single":[45],"processor":[46,94],"(loo1)":[47],"provide":[48,68],"cost":[49],"effective":[50],"inputs":[51],"integrity":[55,71],"rating":[56,74],"SIL":[58,76],"<sup":[59],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[60],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[61],"2,":[62],"dual":[64],"architecture":[65,112,127,132],"(loo2)":[66],"which":[67],"high":[69],"3,":[77],"presented.":[79],"In":[80,115],"first":[82],"part":[83],"complete":[85],"design":[86,99],"simple":[89],"16":[91],"bit":[92],"RISC":[93,126],"and":[95,105,128,133],"on-chip":[98],"synthesizable":[101],"VHDL":[102],"presented":[104],"demands":[108],"for":[109],"given.":[114],"second":[117],"half":[118],"paper,":[121],"implementation":[123],"some":[134],"running":[135],"applications":[136],"shown.":[138]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}