{"id":"https://openalex.org/W2123953742","doi":"https://doi.org/10.1109/aiccsa.2008.4493517","title":"Proposing an efficient method to estimate and reduce crosstalk after placement in VLSI circuits","display_name":"Proposing an efficient method to estimate and reduce crosstalk after placement in VLSI circuits","publication_year":2008,"publication_date":"2008-03-01","ids":{"openalex":"https://openalex.org/W2123953742","doi":"https://doi.org/10.1109/aiccsa.2008.4493517","mag":"2123953742"},"language":"en","primary_location":{"id":"doi:10.1109/aiccsa.2008.4493517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2008.4493517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111915319","display_name":"Arash Mehdizadeh","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Arash Mehdizadeh","raw_affiliation_strings":["Amirkabir University of Technology\uc2a0, Tehran, Iran","Amirkabir University of Technology, Tehran,"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran,","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Amirkabir University of Technology\uc2a0, Tehran, Iran","Amirkabir University of Technology, Tehran,"],"affiliations":[{"raw_affiliation_string":"Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Amirkabir University of Technology, Tehran,","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111915319"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.3329,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65467391,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7893927097320557},{"id":"https://openalex.org/keywords/adjacency-list","display_name":"Adjacency list","score":0.7817364931106567},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.761185348033905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6682479381561279},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.5971250534057617},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5364879369735718},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4809383749961853},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.46805280447006226},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4624583423137665},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.39845675230026245},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3676914572715759},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36729666590690613},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3622997999191284},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2735709846019745},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20509853959083557},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.19595488905906677},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17023274302482605},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1256750524044037},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.114800363779068},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08370354771614075}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7893927097320557},{"id":"https://openalex.org/C110484373","wikidata":"https://www.wikidata.org/wiki/Q264398","display_name":"Adjacency list","level":2,"score":0.7817364931106567},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.761185348033905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6682479381561279},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.5971250534057617},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5364879369735718},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4809383749961853},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.46805280447006226},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4624583423137665},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.39845675230026245},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3676914572715759},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36729666590690613},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3622997999191284},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2735709846019745},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20509853959083557},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.19595488905906677},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17023274302482605},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1256750524044037},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.114800363779068},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08370354771614075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aiccsa.2008.4493517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aiccsa.2008.4493517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACS International Conference on Computer Systems and Applications","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1557049230","https://openalex.org/W1858767651","https://openalex.org/W2068674204","https://openalex.org/W2095251710","https://openalex.org/W2102502584","https://openalex.org/W2109081759","https://openalex.org/W2112205298","https://openalex.org/W2119546707","https://openalex.org/W2121626067","https://openalex.org/W2123728905","https://openalex.org/W2125515824","https://openalex.org/W2133224839","https://openalex.org/W2154557728","https://openalex.org/W2156954556","https://openalex.org/W2167841124","https://openalex.org/W2172326478","https://openalex.org/W2201681339","https://openalex.org/W6633463551"],"related_works":["https://openalex.org/W1545101503","https://openalex.org/W2130626635","https://openalex.org/W4250593837","https://openalex.org/W252788371","https://openalex.org/W3115100195","https://openalex.org/W2005457717","https://openalex.org/W1703071360","https://openalex.org/W2376726667","https://openalex.org/W2036121598","https://openalex.org/W2108092114"],"abstract_inverted_index":{"Due":[0],"to":[1,20,86],"the":[2,13,24,54,73,103,133,149,156,166],"increasing":[3],"number":[4,134,157,167],"of":[5,16,56,61,72,75,90,98,126,135,152,158,168],"elements":[6],"on":[7,143],"a":[8,57,83,146],"single":[9],"chip":[10],"area":[11],"and":[12,59,94,108],"growing":[14],"complexity":[15],"routing,":[17],"existing":[18],"methods":[19],"reduce":[21],"crosstalk":[22,35,49,105,111],"at":[23],"routing":[25,76],"or":[26],"post-routing":[27],"stage":[28],"do":[29],"not":[30,70],"seem":[31],"efficient":[32],"anymore.":[33],"So":[34],"estimation":[36,106],"should":[37,64],"be":[38,65],"considered":[39],"in":[40,117],"earlier":[41],"design":[42],"stages":[43],"such":[44],"as":[45],"placement.":[46],"To":[47],"estimate":[48,87],"after":[50,92],"placement":[51,93],"information":[52,125],"about":[53],"topology":[55],"net":[58],"adjacency":[60],"its":[62,115],"wire-segments":[63],"available.":[66],"Yet":[67],"it":[68],"is":[69],"because":[71],"lack":[74],"information.":[77],"In":[78,145],"this":[79,100,153],"paper,":[80],"we":[81],"propose":[82],"probabilistic":[84],"method":[85,101,113,131,154],"intra-grid":[88],"wirelength":[89],"nets":[91,121,140],"global":[95],"routing.":[96],"Results":[97],"incorporating":[99],"with":[102],"previous":[104],"schemes":[107],"our":[109],"proposed":[110],"reduction":[112],"show":[114],"efficiency":[116],"detecting":[118],"failing":[119,138],"noisy":[120,139],"before":[122],"having":[123],"detailed":[124],"wire":[127],"adjacency.":[128],"Our":[129],"general":[130],"improved":[132],"correctly":[136],"detected":[137],"by":[141,161],"15%":[142],"average.":[144],"second":[147],"improvement,":[148],"directed":[150],"version":[151],"increased":[155],"correct":[159],"detections":[160,170],"19%.":[162],"It":[163],"also":[164],"decreased":[165],"false":[169],"considerably.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}