{"id":"https://openalex.org/W4414499710","doi":"https://doi.org/10.1109/aicas64808.2025.11173164","title":"Reconfigurable Dataflow and Tile Shape Optimization in SystemC-Based NoC of 1D PE Array Simulators integrated with TVM","display_name":"Reconfigurable Dataflow and Tile Shape Optimization in SystemC-Based NoC of 1D PE Array Simulators integrated with TVM","publication_year":2025,"publication_date":"2025-04-28","ids":{"openalex":"https://openalex.org/W4414499710","doi":"https://doi.org/10.1109/aicas64808.2025.11173164"},"language":"en","primary_location":{"id":"doi:10.1109/aicas64808.2025.11173164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas64808.2025.11173164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101662472","display_name":"Yu\u2010Jen Chang","orcid":"https://orcid.org/0000-0003-1201-287X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Jen Chang","raw_affiliation_strings":["National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102810370","display_name":"Ching-Te Chiu","orcid":"https://orcid.org/0000-0002-8396-2883"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chiu","raw_affiliation_strings":["National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103610271","display_name":"Tzu-Chun Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tzu-Chun Huang","raw_affiliation_strings":["National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Department of Computer Science,Hsinchu,Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10624","display_name":"Silicon and Solar Cell Technologies","score":0.96670001745224,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8391000032424927},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7487000226974487},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6216999888420105},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5925999879837036},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5002999901771545},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.4799000024795532},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.46160000562667847},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.37770000100135803}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8391000032424927},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7487000226974487},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6794000267982483},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6216999888420105},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6000000238418579},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5925999879837036},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5006999969482422},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5002999901771545},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.4799000024795532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47130000591278076},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.46160000562667847},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.37770000100135803},{"id":"https://openalex.org/C2780728851","wikidata":"https://www.wikidata.org/wiki/Q468402","display_name":"Tile","level":2,"score":0.367900013923645},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.359499990940094},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.3474999964237213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3427000045776367},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.30730000138282776},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2752000093460083},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.2721000015735626},{"id":"https://openalex.org/C193415008","wikidata":"https://www.wikidata.org/wiki/Q639681","display_name":"Network architecture","level":2,"score":0.2700999975204468},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2685000002384186},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.25920000672340393},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.25440001487731934},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.2535000145435333},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.2535000145435333},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.25040000677108765}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas64808.2025.11173164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas64808.2025.11173164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2067523571","https://openalex.org/W2114870379","https://openalex.org/W2169267787","https://openalex.org/W2606722458","https://openalex.org/W2940862705","https://openalex.org/W2971061988","https://openalex.org/W3016542674","https://openalex.org/W3017521908","https://openalex.org/W3097528158","https://openalex.org/W3112293503","https://openalex.org/W3132942233","https://openalex.org/W3184698997","https://openalex.org/W4244024631","https://openalex.org/W4285335127","https://openalex.org/W4288083644","https://openalex.org/W4297097018","https://openalex.org/W4360605374","https://openalex.org/W4382203333","https://openalex.org/W4386076325","https://openalex.org/W4396782780","https://openalex.org/W4400229830"],"related_works":[],"abstract_inverted_index":{"Data":[0],"reuse":[1,27],"and":[2,21,107,128,158,175,180],"hardware":[3],"architecture":[4,69,85,141],"are":[5],"the":[6,25,94,97,105,170,191],"keys":[7],"to":[8,103,188],"design":[9],"a":[10,83,112,146,183],"high":[11],"performance":[12,134,149,154,171],"accelerator.":[13],"Dataflow,":[14],"composed":[15],"of":[16,28,172,194],"loop":[17,19],"tiling,":[18],"ordering,":[20],"parallelization,":[22],"directly":[23],"impacts":[24],"data":[26,63],"DNN":[29,137,166],"accelerators.":[30],"Traditional":[31],"accelerators,":[32],"such":[33],"as":[34],"2D-mesh":[35,50,98],"Processing":[36],"Element":[37],"(PE)":[38],"arrays,":[39,41,45],"systolic":[40,54],"or":[42,53],"1D":[43,66,89,100,114],"PE":[44,51,67,90,95,101,115],"have":[46],"some":[47],"issues.":[48],"The":[49,65,139],"array":[52,55,68,102,116],"can":[56],"handle":[57],"large-scale":[58],"models":[59],"but":[60,72],"lack":[61],"flexible":[62,126],"configuration.":[64],"offers":[70],"flexibility":[71,108],"faces":[73],"scalability":[74,106],"issues,":[75],"limiting":[76],"its":[77],"application":[78],"in":[79,96],"large":[80],"models.We":[81],"propose":[82],"new":[84],"called":[86],"Network-on-Chip":[87],"(NoC)":[88],"array,":[91],"that":[92],"replaces":[93],"with":[99,121],"overcome":[104],"problems.":[109],"We":[110,168],"implement":[111],"NoC-based":[113],"simulator":[117,124],"using":[118],"SystemC":[119],"integrated":[120],"TVM.":[122],"This":[123],"supports":[125],"dataflow":[127,159],"tile":[129,176],"size":[130],"configurations,":[131,144],"enabling":[132],"efficient":[133],"estimation":[135],"for":[136,161],"models.":[138],"NoC":[140],"allows":[142],"various":[143,165],"providing":[145],"nearly":[147],"cycle-accurate":[148],"model.":[150],"TVM":[151],"integration":[152],"automates":[153],"estimation,":[155],"optimizing":[156],"tiling":[157],"strategies":[160],"each":[162],"layer,":[163],"supporting":[164],"frameworks.":[167],"evaluate":[169],"different":[173],"dataflows":[174],"sizes":[177],"on":[178],"VGG16":[179],"it":[181],"shows":[182],"1.84x":[184],"speed":[185],"up":[186],"compared":[187],"state-of-the-art":[189],"under":[190],"same":[192],"number":[193],"PEs.":[195]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}