{"id":"https://openalex.org/W4414499704","doi":"https://doi.org/10.1109/aicas64808.2025.11173131","title":"Circuit-Agent: A Large Language Model Based Circuit Agent Framework for Analog/Mixed-signal Circuit Design Automation","display_name":"Circuit-Agent: A Large Language Model Based Circuit Agent Framework for Analog/Mixed-signal Circuit Design Automation","publication_year":2025,"publication_date":"2025-04-28","ids":{"openalex":"https://openalex.org/W4414499704","doi":"https://doi.org/10.1109/aicas64808.2025.11173131"},"language":"en","primary_location":{"id":"doi:10.1109/aicas64808.2025.11173131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas64808.2025.11173131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052125275","display_name":"Ting Yang","orcid":"https://orcid.org/0000-0001-8180-6986"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tingjie Yang","raw_affiliation_strings":["Xidian University,Hangzhou Institute of Technology,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Hangzhou Institute of Technology,Hangzhou,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100643743","display_name":"Bo Li","orcid":"https://orcid.org/0000-0002-9172-9395"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bo Li","raw_affiliation_strings":["Xidian University,Hangzhou Institute of Technology,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Hangzhou Institute of Technology,Hangzhou,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100764158","display_name":"Yongfu Li","orcid":"https://orcid.org/0000-0002-6322-8614"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongfu Li","raw_affiliation_strings":["Shanghai Jiao Tong University,China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University,China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101772736","display_name":"Wei Mao","orcid":null},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Mao","raw_affiliation_strings":["Xidian University,Hangzhou Institute of Technology,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Hangzhou Institute of Technology,Hangzhou,China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055388927","display_name":"Genquan Han","orcid":"https://orcid.org/0000-0001-5140-4150"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Genquan Han","raw_affiliation_strings":["Xidian University,Hangzhou Institute of Technology,Hangzhou,China"],"affiliations":[{"raw_affiliation_string":"Xidian University,Hangzhou Institute of Technology,Hangzhou,China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052125275"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25218254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9746999740600586,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.6399000287055969},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.49790000915527344},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.44600000977516174},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4011000096797943},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.38929998874664307},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3804999887943268},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.37940001487731934},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3698999881744385}],"concepts":[{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.6399000287055969},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6317999958992004},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.49790000915527344},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.44600000977516174},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4011000096797943},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.38929998874664307},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3804999887943268},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.37940001487731934},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3698999881744385},{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.3562000095844269},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.3334999978542328},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.33000001311302185},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.3237999975681305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32260000705718994},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.3199999928474426},{"id":"https://openalex.org/C2777466363","wikidata":"https://www.wikidata.org/wiki/Q17008971","display_name":"Design tool","level":2,"score":0.3077000081539154},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.305400013923645},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.28679999709129333},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.2858999967575073},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.2809000015258789},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.27880001068115234},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.2759000062942505},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2750999927520752},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.26910001039505005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26899999380111694},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.25459998846054077}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas64808.2025.11173131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas64808.2025.11173131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 7th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323230","display_name":"Xidian University","ror":"https://ror.org/05s92vm98"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null},{"id":"https://openalex.org/F4320337504","display_name":"Research and Development","ror":"https://ror.org/027s68j25"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W4385245566","https://openalex.org/W4385571689","https://openalex.org/W4388040405","https://openalex.org/W4392972103","https://openalex.org/W4393065402","https://openalex.org/W4393305455","https://openalex.org/W4401023556","https://openalex.org/W4403024110"],"related_works":[],"abstract_inverted_index":{"Large":[0],"Language":[1],"Models":[2],"(LLMs)":[3],"have":[4],"demonstrated":[5],"remarkable":[6],"capabilities":[7],"across":[8],"various":[9],"domain":[10],"tasks.":[11],"Following":[12],"this":[13,15],"trend,":[14],"paper":[16],"is":[17,37],"dedicated":[18],"to":[19,54],"a":[20],"new":[21],"LLM-based":[22,33],"design":[23,29,58,91,99],"methodology":[24],"for":[25],"analog/mixed-signal":[26],"(AMS)":[27],"circuit":[28,35,57,90,98],"automation.":[30],"The":[31,46,64],"proposed":[32,65],"multi-agent":[34,62],"framework":[36,47,66],"capable":[38],"of":[39,88,96],"generating":[40],"circuits":[41],"based":[42],"on":[43],"given":[44],"requirements.":[45],"leverages":[48],"circuit-oriented":[49],"retrieval-augmented":[50],"generation":[51],"(RAG)":[52],"technology":[53],"retrieve":[55],"specific":[56],"knowledge":[59],"and":[60,80,92],"employs":[61],"collaboration.":[63],"has":[67],"been":[68],"validated":[69],"by":[70],"designing":[71],"fundamental":[72],"AMS":[73,89],"circuits,":[74],"such":[75],"as":[76],"operational":[77],"amplifiers":[78],"(OPAMPs)":[79],"analog-to-digital":[81],"converters":[82],"(ADCs),":[83],"which":[84],"enhances":[85],"the":[86,94],"efficiency":[87],"promotes":[93],"development":[95],"AI-driven":[97],"methodologies.":[100]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}