{"id":"https://openalex.org/W4400811094","doi":"https://doi.org/10.1109/aicas59952.2024.10595975","title":"FlexBits: A Configurable Lightweight RISC-V Micro-architecture for Flexible Bit-Width Execution","display_name":"FlexBits: A Configurable Lightweight RISC-V Micro-architecture for Flexible Bit-Width Execution","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4400811094","doi":"https://doi.org/10.1109/aicas59952.2024.10595975"},"language":"en","primary_location":{"id":"doi:10.1109/aicas59952.2024.10595975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100437324","display_name":"Zhiyuan Xu","orcid":"https://orcid.org/0009-0001-9039-7528"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyuan Xu","raw_affiliation_strings":["Southern University of Science and Technology,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112530687","display_name":"Xinyu Kang","orcid":null},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinyu Kang","raw_affiliation_strings":["Southern University of Science and Technology,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100663083","display_name":"Xingbo Wang","orcid":"https://orcid.org/0000-0001-9349-2718"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xingbo Wang","raw_affiliation_strings":["Southern University of Science and Technology,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032499618","display_name":"Bingzhen Chen","orcid":"https://orcid.org/0009-0004-6562-9536"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Bingzhen Chen","raw_affiliation_strings":["Southern University of Science and Technology,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007760320","display_name":"Terry Tao Ye","orcid":"https://orcid.org/0000-0002-4359-3550"},"institutions":[{"id":"https://openalex.org/I3045169105","display_name":"Southern University of Science and Technology","ror":"https://ror.org/049tv2d57","country_code":"CN","type":"education","lineage":["https://openalex.org/I3045169105"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Terry Tao Ye","raw_affiliation_strings":["Southern University of Science and Technology,Shenzhen,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southern University of Science and Technology,Shenzhen,China","institution_ids":["https://openalex.org/I3045169105"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3122,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56901417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"291"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7367514371871948},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5929193496704102},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5636904239654541},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5502016544342041},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48552632331848145},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4536532461643219},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3446989059448242},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34216034412384033},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.30671805143356323},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12358573079109192}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7367514371871948},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5929193496704102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5636904239654541},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5502016544342041},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48552632331848145},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4536532461643219},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3446989059448242},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34216034412384033},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.30671805143356323},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12358573079109192},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas59952.2024.10595975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2784372305","https://openalex.org/W2889339831","https://openalex.org/W2963255460","https://openalex.org/W2970796375","https://openalex.org/W3036554530","https://openalex.org/W3044604993","https://openalex.org/W3156145546","https://openalex.org/W3172744943","https://openalex.org/W3184606595","https://openalex.org/W3191408443","https://openalex.org/W4297775537","https://openalex.org/W6737664043","https://openalex.org/W6747876305","https://openalex.org/W6780827055"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W1998013902","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"Fixed-point":[0],"Quantized":[1],"Neural":[2],"Networks":[3],"(QNNs)":[4],"can":[5],"significantly":[6],"reduce":[7],"computational":[8],"and":[9,83,101,111],"bandwidth":[10],"overhead":[11],"on":[12,85],"energy-efficient":[13],"edge":[14,21],"devices":[15,22],"while":[16],"maintaining":[17],"comparable":[18,141],"accuracy.":[19],"However,":[20],"do":[23],"not":[24],"have":[25],"the":[26,77,117,121,125,132],"flexibility":[27],"to":[28,97,116,142],"support":[29],"multiple-precision":[30],"fixed":[31],"point":[32],"QNN":[33,51],"inferences.":[34],"In":[35,124],"this":[36],"paper,":[37],"we":[38,66],"propose":[39],"FlexBits,":[40],"a":[41,69],"RISC-V":[42],"based":[43],"configurable":[44],"micro-architecture":[45],"that":[46,75],"supports":[47],"multiple":[48],"precisions":[49],"fix-point":[50],"inference":[52,126,134,139],"through":[53],"Single":[54],"Instruction":[55],"Multiple":[56],"Data":[57],"(SIMD)":[58],"custom":[59],"instruction":[60],"set.":[61],"Using":[62],"FlexBits":[63,78],"extension":[64],"architecture,":[65],"further":[67],"build":[68],"VexRiscv":[70],"compatible":[71],"CPU,":[72],"called":[73],"FlexP":[74],"implements":[76],"instructions":[79],"with":[80,104],"optimized":[81],"pipeline":[82],"logics":[84],"FPGA":[86],"platform.":[87],"Experimental":[88],"results":[89],"demonstrate":[90],"substantial":[91],"improvements":[92],"for":[93],"convolution":[94],"operations":[95],"quantized":[96,130],"2,":[98],"4,":[99],"8,":[100],"16":[102],"bits,":[103],"average":[105],"speedups":[106],"of":[107,128],"20.8x,":[108],"7.6x,":[109],"3.0x,":[110],"1.7x,":[112],"respectively,":[113],"as":[114],"compared":[115],"baseline":[118],"processors":[119],"without":[120],"extended":[122],"instructions.":[123],"task":[127],"8-bit":[129],"MobileNetV1,":[131],"end-to-end":[133],"speedup":[135],"is":[136],"1.57x,":[137],"achieving":[138],"performance":[140],"ARM":[143],"Cortex-M4.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}