{"id":"https://openalex.org/W4400811113","doi":"https://doi.org/10.1109/aicas59952.2024.10595967","title":"Approximate Adder Tree Design with Sparsity-Aware Encoding and In-Memory Swapping for SRAM-based Digital Compute-In-Memory Macros","display_name":"Approximate Adder Tree Design with Sparsity-Aware Encoding and In-Memory Swapping for SRAM-based Digital Compute-In-Memory Macros","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4400811113","doi":"https://doi.org/10.1109/aicas59952.2024.10595967"},"language":"en","primary_location":{"id":"doi:10.1109/aicas59952.2024.10595967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055590565","display_name":"Ming-Guang Lin","orcid":"https://orcid.org/0000-0001-7748-1189"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Guang Lin","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105346424","display_name":"Jiing-Ping Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiing-Ping Wang","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070753793","display_name":"Cheng-Yang Chang","orcid":"https://orcid.org/0000-0003-0072-3535"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Yang Chang","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109465340","display_name":"An-Yeu Wu","orcid":"https://orcid.org/0000-0003-4731-8633"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"An-Yeu Andy Wu","raw_affiliation_strings":["National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Taiwan University,Graduate Institute of Electronics Engineering,Taipei,Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":5.5625,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.96798813,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"362","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.761144757270813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7406525611877441},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7171775102615356},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6098795533180237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5669378042221069},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5663670897483826},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44007608294487},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.43127375841140747},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41554492712020874},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3899807035923004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30735355615615845},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09859946370124817},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0917176604270935},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07699543237686157}],"concepts":[{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.761144757270813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7406525611877441},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7171775102615356},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6098795533180237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5669378042221069},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5663670897483826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44007608294487},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.43127375841140747},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41554492712020874},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3899807035923004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30735355615615845},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09859946370124817},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0917176604270935},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07699543237686157},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas59952.2024.10595967","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595967","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320331164","display_name":"National Science and Technology Council","ror":"https://ror.org/00wnb9798"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W398859631","https://openalex.org/W2117539524","https://openalex.org/W3094502228","https://openalex.org/W3134526034","https://openalex.org/W3194056411","https://openalex.org/W4220922172","https://openalex.org/W4312847929","https://openalex.org/W4313069943","https://openalex.org/W4313123335","https://openalex.org/W4313332258","https://openalex.org/W6784333009","https://openalex.org/W6788135285"],"related_works":["https://openalex.org/W2113605647","https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937"],"abstract_inverted_index":{"SRAM-based":[0],"digital":[1],"compute-in-memory":[2],"(DCIM)":[3],"is":[4],"a":[5,60,73],"promising":[6],"solution":[7],"to":[8,24,79,90,126],"accelerate":[9],"the":[10,29,34,41,51,81,86,95,122,133],"extensive":[11],"multiply-and-accumulate":[12],"(MAC)":[13],"operations":[14],"in":[15,94],"deep":[16],"neural":[17],"networks":[18],"(DNNs).":[19],"Despite":[20],"its":[21],"remarkable":[22],"potential":[23],"enhance":[25],"performance":[26],"and":[27,36,75,100],"efficiency,":[28],"adder":[30,43,70],"tree":[31,44,71],"circuits":[32,47],"dominate":[33],"power":[35],"area.":[37],"While":[38],"directly":[39],"replacing":[40],"exact":[42],"with":[45,112],"approximate":[46,69],"can":[48],"greatly":[49],"reduce":[50],"overheads,":[52],"it":[53],"also":[54],"induces":[55],"severe":[56],"accuracy":[57,82,123],"drop":[58,83],"without":[59,84],"laborious":[61],"retraining":[62,85],"process.":[63],"This":[64],"work":[65],"adopts":[66],"an":[67,101],"OR-based":[68],"as":[72],"baseline":[74],"proposes":[76],"two":[77],"techniques":[78],"recover":[80],"model:":[87],"sparsity-aware":[88],"encoding":[89],"introduce":[91],"bit":[92],"sparsity":[93],"most":[96],"significant":[97],"bits":[98],"(MSBs)":[99],"in-memory":[102],"swapping":[103],"mechanism":[104],"for":[105,135],"error":[106],"mitigation.":[107],"Validated":[108],"on":[109],"large-scale":[110],"datasets":[111],"advanced":[113],"vision":[114],"transformer":[115],"(ViT)":[116],"models,":[117,131],"our":[118],"methods":[119],"effectively":[120],"restore":[121],"by":[124],"72.08%":[125],"78.56%":[127],"across":[128],"various":[129],"ViT":[130],"eliminating":[132],"need":[134],"expert-driven":[136],"retraining.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}