{"id":"https://openalex.org/W4400811465","doi":"https://doi.org/10.1109/aicas59952.2024.10595963","title":"Exploring Memory Access Techniques for Efficient FPGA based 3D CNN Accelerator Design","display_name":"Exploring Memory Access Techniques for Efficient FPGA based 3D CNN Accelerator Design","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4400811465","doi":"https://doi.org/10.1109/aicas59952.2024.10595963"},"language":"en","primary_location":{"id":"doi:10.1109/aicas59952.2024.10595963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049817406","display_name":"Fatima Khan","orcid":"https://orcid.org/0000-0002-4505-9765"},"institutions":[{"id":"https://openalex.org/I207789805","display_name":"Lahore University of Management Sciences","ror":"https://ror.org/05b5x4a35","country_code":"PK","type":"education","lineage":["https://openalex.org/I207789805"]}],"countries":["PK"],"is_corresponding":true,"raw_author_name":"Fatima Hameed Khan","raw_affiliation_strings":["Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan"],"affiliations":[{"raw_affiliation_string":"Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan","institution_ids":["https://openalex.org/I207789805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069432255","display_name":"Muhammad Adeel Pasha","orcid":"https://orcid.org/0000-0001-9892-5201"},"institutions":[{"id":"https://openalex.org/I207789805","display_name":"Lahore University of Management Sciences","ror":"https://ror.org/05b5x4a35","country_code":"PK","type":"education","lineage":["https://openalex.org/I207789805"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Muhammad Adeel Pasha","raw_affiliation_strings":["Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan"],"affiliations":[{"raw_affiliation_string":"Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan","institution_ids":["https://openalex.org/I207789805"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108461541","display_name":"Shahid Masud","orcid":null},"institutions":[{"id":"https://openalex.org/I207789805","display_name":"Lahore University of Management Sciences","ror":"https://ror.org/05b5x4a35","country_code":"PK","type":"education","lineage":["https://openalex.org/I207789805"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Shahid Masud","raw_affiliation_strings":["Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan"],"affiliations":[{"raw_affiliation_string":"Lahore University of Management Sciences (LUMS),Department of Electrical Engineering,Lahore,Pakistan","institution_ids":["https://openalex.org/I207789805"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5049817406"],"corresponding_institution_ids":["https://openalex.org/I207789805"],"apc_list":null,"apc_paid":null,"fwci":0.5263,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64227349,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"218","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9314000010490417,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9314000010490417,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9307000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11408","display_name":"Advanced Optical Imaging Technologies","score":0.9204999804496765,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.809485912322998},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7744792699813843},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5174530148506165},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4685666859149933},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.41372233629226685},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38213109970092773}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.809485912322998},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7744792699813843},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5174530148506165},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4685666859149933},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.41372233629226685},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38213109970092773}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas59952.2024.10595963","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas59952.2024.10595963","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1522734439","https://openalex.org/W2789246071","https://openalex.org/W2903955835","https://openalex.org/W2907812233","https://openalex.org/W2963155035","https://openalex.org/W2963524571","https://openalex.org/W2971769886","https://openalex.org/W2981431150","https://openalex.org/W3035789019","https://openalex.org/W3092564588","https://openalex.org/W3095275483","https://openalex.org/W3129601694","https://openalex.org/W3217766009","https://openalex.org/W4239385313","https://openalex.org/W4310073251","https://openalex.org/W4376527491","https://openalex.org/W4383501611","https://openalex.org/W4383749621","https://openalex.org/W4387251381"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Recent":[0],"advancements":[1],"in":[2,40,173,181],"3D":[3,37,75,105,160],"Convolutional":[4],"Neural":[5],"Network":[6],"(CNN)":[7],"architectures":[8],"have":[9,166],"demonstrated":[10],"superior":[11],"performance":[12],"across":[13],"diverse":[14],"computer":[15],"vision":[16],"tasks,":[17],"albeit":[18],"with":[19],"a":[20,74,149,182],"trade-off":[21],"of":[22,31,73],"intense":[23],"computational":[24],"and":[25,66,94,100,116,137,164,170],"memory":[26,54,92,96,127,139],"demands.":[27],"Thus,":[28],"the":[29,61,70,114,125,143],"tiling":[30,135],"incoming":[32],"data":[33,62,80,118],"becomes":[34],"mandatory":[35],"for":[36,104,133],"CNN":[38],"acceleration":[39],"memory-constrained":[41],"platforms":[42],"such":[43],"as":[44],"Field":[45],"Programmable":[46],"Gate":[47],"Arrays":[48],"(FPGA).":[49],"In":[50],"this":[51],"paper,":[52],"different":[53,138],"access":[55,140],"techniques":[56],"are":[57,121,131],"explored":[58],"to":[59,123],"reduce":[60],"traffic":[63,81],"between":[64],"on-chip":[65,91,126],"off-chip":[67,95],"memories":[68],"during":[69],"inference":[71],"stage":[72],"CNN.":[76],"The":[77,153,176],"most":[78],"suitable":[79],"mode":[82],"is":[83,146],"identified":[84],"by":[85],"considering":[86],"multiple":[87],"parameters":[88],"like":[89],"latency,":[90],"utilization":[93],"access.":[97],"A":[98],"parameterized":[99,132],"modular":[101],"design":[102],"approach":[103],"CNNs":[106],"has":[107],"been":[108],"implemented":[109],"on":[110,148,156],"an":[111],"FPGA,":[112],"where":[113],"input":[115],"weight":[117],"mapping":[119],"modules":[120,130],"designed":[122],"minimize":[124],"requirements.":[128],"These":[129],"variable":[134],"sizes":[136],"modes":[141],"while":[142],"main":[144],"computation":[145],"performed":[147],"systolic-array-based":[150],"pipelined":[151],"architecture.":[152],"experiments":[154],"conducted":[155],"three":[157],"widely":[158],"adopted":[159],"networks,":[161],"I3D,":[162],"C3D,":[163],"R(2+1)D,":[165],"shown":[167],"16%,":[168],"28%,":[169],"10%":[171],"improvement":[172],"latency":[174],"respectively.":[175],"proposed":[177],"methodology":[178],"also":[179],"results":[180],"lower":[183],"energy":[184],"dissipation":[185],"profile.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}