{"id":"https://openalex.org/W4400811054","doi":"https://doi.org/10.1109/aicas59952.2024.10595876","title":"SNN Architecture for Differential Time Encoding Using Decoupled Processing Time","display_name":"SNN Architecture for Differential Time Encoding Using Decoupled Processing Time","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4400811054","doi":"https://doi.org/10.1109/aicas59952.2024.10595876"},"language":"en","primary_location":{"id":"doi:10.1109/aicas59952.2024.10595876","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/aicas59952.2024.10595876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093356461","display_name":"Daniel Windhager","orcid":"https://orcid.org/0009-0007-6443-6515"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Daniel Windhager","raw_affiliation_strings":["Intelligent Wireless Systems,Silicon Austria Labs,Linz,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intelligent Wireless Systems,Silicon Austria Labs,Linz,Austria","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102709587","display_name":"Bernhard A. Moser","orcid":"https://orcid.org/0000-0003-1859-046X"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bernhard A. Moser","raw_affiliation_strings":["Institute of Signal Processing Johannes Kepler University,JKU SAL IWS Lab,Linz,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Signal Processing Johannes Kepler University,JKU SAL IWS Lab,Linz,Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036326134","display_name":"Michael Lunglmayr","orcid":"https://orcid.org/0000-0002-4014-9681"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Michael Lunglmayr","raw_affiliation_strings":["Institute of Signal Processing Johannes Kepler University,Linz,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Signal Processing Johannes Kepler University,Linz,Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2699,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77052972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"221","issue":null,"first_page":"26","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9782000184059143,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.973800003528595,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6956793665885925},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.6779707670211792},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.544638454914093},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.4185054302215576},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.38521069288253784},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16717946529388428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.113822340965271}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6956793665885925},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.6779707670211792},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.544638454914093},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.4185054302215576},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.38521069288253784},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16717946529388428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.113822340965271},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas59952.2024.10595876","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/aicas59952.2024.10595876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 6th International Conference on AI Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W2006370340","https://openalex.org/W2088192327","https://openalex.org/W2571808120","https://openalex.org/W2623448196","https://openalex.org/W2764043525","https://openalex.org/W2897961390","https://openalex.org/W3124716720","https://openalex.org/W3139657805","https://openalex.org/W3195438473","https://openalex.org/W3199254806","https://openalex.org/W3201870057","https://openalex.org/W4376653464","https://openalex.org/W4400721574","https://openalex.org/W6727668307","https://openalex.org/W6852279621"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"Spiking":[0],"neural":[1,24],"networks":[2,25,138],"(SNNs)":[3],"have":[4],"gained":[5],"attention":[6],"in":[7],"recent":[8],"years":[9],"due":[10],"to":[11,14,86,117,162],"their":[12],"ability":[13],"handle":[15],"sparse":[16],"and":[17,104,110,127],"event-based":[18],"data":[19],"better":[20],"than":[21,42,141],"regular":[22],"artificial":[23],"(ANNs).":[26],"Since":[27],"the":[28,57,59,67,105,115,157],"structure":[29,68],"of":[30,69,101,107,139,159],"SNNs":[31],"is":[32,46,95],"less":[33],"suited":[34],"for":[35,49,53,137],"typically":[36],"used":[37],"accelerators":[38,52],"such":[39],"as":[40,176,178],"GPUs":[41],"conventional":[43],"ANNs,":[44],"there":[45],"a":[47,77,149],"demand":[48],"custom":[50],"hardware":[51,122],"processing":[54,108],"SNNs.":[55],"In":[56,72],"past,":[58],"main":[60],"focus":[61],"was":[62],"on":[63,97,120,148,156],"platforms":[64],"that":[65,82,113,131,167],"resemble":[66],"multiprocessor":[70],"systems.":[71],"this":[73,132],"work,":[74],"we":[75],"propose":[76],"lightweight":[78],"neuron":[79],"layer":[80],"architecture":[81,133],"allows":[83,114],"network":[84],"structures":[85],"be":[87,118,135,171],"directly":[88],"mapped":[89],"onto":[90],"digital":[91],"hardware.":[92],"Our":[93],"approach":[94,161],"based":[96],"differential":[98],"time":[99,109],"coding":[100],"spike":[102,111],"sequences":[103],"decoupling":[106],"timing":[112],"SNN":[116],"processed":[119],"different":[121],"platforms.":[123],"We":[124,152],"present":[125],"synthesis":[126],"performance":[128],"results":[129,155,165],"showing":[130],"can":[134,170],"implemented":[136],"more":[140],"1000":[142],"neurons":[143],"with":[144,173],"high":[145],"clock":[146],"speeds":[147],"State-of-the-Art":[150],"FPGA.":[151],"furthermore":[153],"show":[154],"robustness":[158],"our":[160],"quantization.":[163],"These":[164],"demonstrate":[166],"high-accuracy":[168],"inference":[169],"performed":[172],"bit":[174],"widths":[175],"low":[177],"4.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}