{"id":"https://openalex.org/W4383501779","doi":"https://doi.org/10.1109/aicas57966.2023.10168571","title":"Searching Tiny Neural Networks for Deployment on Embedded FPGA","display_name":"Searching Tiny Neural Networks for Deployment on Embedded FPGA","publication_year":2023,"publication_date":"2023-06-11","ids":{"openalex":"https://openalex.org/W4383501779","doi":"https://doi.org/10.1109/aicas57966.2023.10168571"},"language":"en","primary_location":{"id":"doi:10.1109/aicas57966.2023.10168571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas57966.2023.10168571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035212537","display_name":"Haiyan Qin","orcid":"https://orcid.org/0000-0003-3731-5236"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haiyan Qin","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering","School of Integrated Circuit Science and Engineering, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101221475","display_name":"Yejun Zeng","orcid":"https://orcid.org/0009-0006-6445-0571"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yejun Zeng","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering","School of Integrated Circuit Science and Engineering, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039457645","display_name":"Jinyu Bai","orcid":"https://orcid.org/0000-0001-9369-0327"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinyu Bai","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering","School of Integrated Circuit Science and Engineering, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100381646","display_name":"Wang Kang","orcid":"https://orcid.org/0000-0002-3169-6034"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Kang","raw_affiliation_strings":["Beihang University,School of Integrated Circuit Science and Engineering","School of Integrated Circuit Science and Engineering, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Beihang University,School of Integrated Circuit Science and Engineering","institution_ids":["https://openalex.org/I82880672"]},{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3368,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57590327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12535","display_name":"Machine Learning and Data Classification","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8023543357849121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7744144797325134},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.7365825176239014},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.637596845626831},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6135717034339905},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5942180752754211},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5834611058235168},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5793694853782654},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5724455118179321},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46621400117874146},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45402249693870544},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.4294702708721161},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.42484211921691895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33525967597961426},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21417060494422913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18249335885047913},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12754783034324646}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8023543357849121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7744144797325134},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.7365825176239014},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.637596845626831},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6135717034339905},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5942180752754211},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5834611058235168},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5793694853782654},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5724455118179321},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46621400117874146},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45402249693870544},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.4294702708721161},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.42484211921691895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33525967597961426},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21417060494422913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18249335885047913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12754783034324646},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas57966.2023.10168571","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas57966.2023.10168571","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326444","display_name":"Nova","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2126105956","https://openalex.org/W2597692291","https://openalex.org/W2911884654","https://openalex.org/W2951104886","https://openalex.org/W2954234207","https://openalex.org/W2962746461","https://openalex.org/W2964259004","https://openalex.org/W2967733054","https://openalex.org/W2974152075","https://openalex.org/W3013688681","https://openalex.org/W3034357629","https://openalex.org/W3034609471","https://openalex.org/W3092334294","https://openalex.org/W3093769466","https://openalex.org/W3095959945","https://openalex.org/W3118608800","https://openalex.org/W3129158555","https://openalex.org/W3167976421","https://openalex.org/W3176772026","https://openalex.org/W6637373629","https://openalex.org/W6752515464","https://openalex.org/W6756887525","https://openalex.org/W6758222532","https://openalex.org/W6766225098","https://openalex.org/W6784085021","https://openalex.org/W6785439968","https://openalex.org/W6787972765"],"related_works":["https://openalex.org/W2532502681","https://openalex.org/W3046471834","https://openalex.org/W3133116121","https://openalex.org/W2625058759","https://openalex.org/W2148031998","https://openalex.org/W3115530580","https://openalex.org/W2622392763","https://openalex.org/W3193212547","https://openalex.org/W3032310658","https://openalex.org/W2390254310"],"abstract_inverted_index":{"Embedded":[0],"FPGAs":[1],"have":[2],"become":[3],"increasingly":[4],"popular":[5],"as":[6],"acceleration":[7],"platforms":[8],"for":[9,56],"the":[10,29,34,41,97,121],"deployment":[11,31],"of":[12,36],"edge-side":[13],"artificial":[14],"intelligence":[15],"(AI)":[16],"applications,":[17],"due":[18],"in":[19,115],"part":[20],"to":[21,95,129,136,141],"their":[22],"flexible":[23],"and":[24,60,82,101,112,124,134],"configurable":[25],"heterogeneous":[26],"architectures.":[27],"However,":[28],"complex":[30],"process":[32],"hinders":[33],"realization":[35],"AI":[37,119],"democratization,":[38],"particularly":[39],"at":[40],"edge.":[42],"In":[43],"this":[44],"paper,":[45],"we":[46],"propose":[47],"a":[48,71,77,83,116,130,137,153],"software-hardware":[49],"co-design":[50],"framework":[51,69,108],"that":[52],"enables":[53],"simultaneous":[54],"searching":[55],"neural":[57,73,99],"network":[58,123],"architectures":[59],"corresponding":[61,102],"accelerator":[62,80,103,125,148],"designs":[63,149],"on":[64,109,152],"embedded":[65,156],"FPGAs.":[66],"The":[67],"proposed":[68],"comprises":[70],"hardware-friendly":[72],"architecture":[74,100],"search":[75],"space,":[76],"reconfigurable":[78],"streaming-based":[79],"architecture,":[81],"model":[84],"performance":[85],"estimator.":[86],"An":[87],"evolutionary":[88],"algorithm":[89],"targeting":[90],"multi-objective":[91],"optimization":[92],"is":[93],"employed":[94],"identify":[96],"optimal":[98],"design.":[104],"We":[105],"evaluate":[106],"our":[107],"various":[110],"datasets":[111],"demonstrate":[113],"that,":[114],"typical":[117],"edge":[118],"scenario,":[120],"searched":[122],"can":[126],"achieve":[127],"up":[128,135],"2.9%":[131],"accuracy":[132],"improvement":[133],"21":[138],"speedup":[139],"compared":[140],"manually":[142],"designed":[143],"networks":[144],"based":[145],"on\u00d7":[146],"common":[147],"when":[150],"deployed":[151],"widely":[154],"used":[155],"FPGA":[157],"(Xilinx":[158],"XC7Z020).":[159]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}