{"id":"https://openalex.org/W3175493895","doi":"https://doi.org/10.1109/aicas51828.2021.9458481","title":"Compute-in-RRAM with Limited On-chip Resources","display_name":"Compute-in-RRAM with Limited On-chip Resources","publication_year":2021,"publication_date":"2021-06-06","ids":{"openalex":"https://openalex.org/W3175493895","doi":"https://doi.org/10.1109/aicas51828.2021.9458481","mag":"3175493895"},"language":"en","primary_location":{"id":"doi:10.1109/aicas51828.2021.9458481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas51828.2021.9458481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072117537","display_name":"Anni Lu","orcid":"https://orcid.org/0000-0002-4415-0866"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anni Lu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076031530","display_name":"Xiaochen Peng","orcid":"https://orcid.org/0000-0001-6148-7711"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaochen Peng","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.4068,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60435591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.9428725242614746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7461035847663879},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.706024169921875},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6631024479866028},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5384893417358398},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.530627965927124},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.513906717300415},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4791247546672821},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.4581429660320282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4216083288192749},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3251134753227234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.206108957529068},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14239031076431274},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13596314191818237},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07163387537002563}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.9428725242614746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7461035847663879},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.706024169921875},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6631024479866028},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5384893417358398},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.530627965927124},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.513906717300415},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4791247546672821},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.4581429660320282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4216083288192749},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3251134753227234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.206108957529068},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14239031076431274},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13596314191818237},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07163387537002563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/aicas51828.2021.9458481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas51828.2021.9458481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W1937359183","https://openalex.org/W2163605009","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2613989746","https://openalex.org/W2783174608","https://openalex.org/W2794141774","https://openalex.org/W2921351161","https://openalex.org/W2921918777","https://openalex.org/W2949619037","https://openalex.org/W2962835968","https://openalex.org/W2974585810","https://openalex.org/W2997869757","https://openalex.org/W2998419091","https://openalex.org/W3005619596","https://openalex.org/W3012561096","https://openalex.org/W3015432327","https://openalex.org/W3015980402","https://openalex.org/W3019227464","https://openalex.org/W3036663566","https://openalex.org/W3048746542","https://openalex.org/W3061567197","https://openalex.org/W3136117125","https://openalex.org/W3186631150","https://openalex.org/W6637373629","https://openalex.org/W6684191040","https://openalex.org/W6799312164"],"related_works":["https://openalex.org/W4385501094","https://openalex.org/W2270025014","https://openalex.org/W2157007809","https://openalex.org/W2898989424","https://openalex.org/W1968537616","https://openalex.org/W4293159259","https://openalex.org/W2117635961","https://openalex.org/W2375625076","https://openalex.org/W4285257158","https://openalex.org/W4242495027"],"abstract_inverted_index":{"Compute-in-memory":[0],"(CIM)":[1],"is":[2,22,28,87],"a":[3,103,115],"new":[4],"computing":[5],"paradigm":[6],"that":[7,27],"addresses":[8],"the":[9,13,36,39,77,84,92,95,108],"memory-wall":[10],"problem":[11],"in":[12,79],"deep":[14,40],"learning":[15],"accelerator.":[16],"Resistive":[17],"Random":[18],"Access":[19],"Memory":[20],"(RRAM)":[21],"an":[23],"emerging":[24],"non-volatile":[25],"memory":[26,33],"suitable":[29],"as":[30,65],"on-chip":[31],"embedded":[32],"to":[34,89,106],"store":[35],"weights":[37,93],"of":[38,55,94,111],"neural":[41],"network":[42],"(DNN)":[43],"models.":[44,98],"In":[45],"this":[46],"paper,":[47],"first":[48],"we":[49,74,100],"will":[50,75,101],"review":[51],"general":[52],"design":[53,82,104],"considerations":[54],"RRAM-CIM":[56],"prototype":[57],"chip":[58,81,85,118],"integrated":[59],"with":[60,120],"CMOS":[61],"peripheral":[62],"circuitry":[63],"such":[64],"weight":[66],"mapping":[67],"scheme":[68],"and":[69],"analog-to-digital":[70],"conversion":[71],"requirement.":[72],"Second,":[73],"discuss":[76],"challenges":[78],"CIM":[80,117],"when":[83],"area":[86],"constrained":[88],"hold":[90],"all":[91],"large-scale":[96],"DNN":[97,112],"Finally,":[99],"present":[102],"methodology":[105],"enable":[107],"runtime":[109],"reconfiguration":[110],"models":[113],"on":[114],"custom":[116],"instance":[119],"fixed":[121],"hardware":[122],"resources.":[123]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}