{"id":"https://openalex.org/W3018451868","doi":"https://doi.org/10.1109/aicas48895.2020.9073870","title":"Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations","display_name":"Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations","publication_year":2020,"publication_date":"2020-04-24","ids":{"openalex":"https://openalex.org/W3018451868","doi":"https://doi.org/10.1109/aicas48895.2020.9073870","mag":"3018451868"},"language":"en","primary_location":{"id":"doi:10.1109/aicas48895.2020.9073870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas48895.2020.9073870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1201616","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080752925","display_name":"Tommaso Zanotti","orcid":"https://orcid.org/0000-0002-4145-8830"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Tommaso Zanotti","raw_affiliation_strings":["Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021479723","display_name":"Francesco Maria Puglisi","orcid":"https://orcid.org/0000-0001-6178-2614"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Maria Puglisi","raw_affiliation_strings":["Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005663559","display_name":"Paolo Pavan","orcid":"https://orcid.org/0000-0001-5420-1797"},"institutions":[{"id":"https://openalex.org/I122346577","display_name":"University of Modena and Reggio Emilia","ror":"https://ror.org/02d4c4y02","country_code":"IT","type":"education","lineage":["https://openalex.org/I122346577"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Pavan","raw_affiliation_strings":["Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy"],"affiliations":[{"raw_affiliation_string":"Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan DIEF, Universit\u00e0 di Modena e Reggio Emilia, Via P. Vivarelli 10/1, Modena, Italy","institution_ids":["https://openalex.org/I122346577"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5080752925"],"corresponding_institution_ids":["https://openalex.org/I122346577"],"apc_list":null,"apc_paid":null,"fwci":0.726,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69947818,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"7","issue":null,"first_page":"31","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6756241321563721},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6696260571479797},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6523945331573486},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6169750690460205},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.5994734764099121},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5624353885650635},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5461172461509705},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5075065493583679},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.48594796657562256},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.47586125135421753},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4734967350959778},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45643436908721924},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4532219171524048},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43572402000427246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41282832622528076},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3959404528141022},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3619006276130676},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27079761028289795},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.202621728181839},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.14753815531730652},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11648988723754883},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09510132670402527}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6756241321563721},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6696260571479797},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6523945331573486},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6169750690460205},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.5994734764099121},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5624353885650635},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5461172461509705},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5075065493583679},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.48594796657562256},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.47586125135421753},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4734967350959778},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45643436908721924},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4532219171524048},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43572402000427246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41282832622528076},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3959404528141022},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3619006276130676},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27079761028289795},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.202621728181839},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.14753815531730652},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11648988723754883},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09510132670402527},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/aicas48895.2020.9073870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/aicas48895.2020.9073870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unimore.it:11380/1201616","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1201616","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1201616","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1201616","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W171417176","https://openalex.org/W1987760418","https://openalex.org/W2004823737","https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2073449168","https://openalex.org/W2083640863","https://openalex.org/W2120000030","https://openalex.org/W2122148191","https://openalex.org/W2142785265","https://openalex.org/W2153309562","https://openalex.org/W2172307690","https://openalex.org/W2267635276","https://openalex.org/W2292548336","https://openalex.org/W2307089955","https://openalex.org/W2407339173","https://openalex.org/W2462963692","https://openalex.org/W2524063712","https://openalex.org/W2568035237","https://openalex.org/W2585407525","https://openalex.org/W2593172471","https://openalex.org/W2605663629","https://openalex.org/W2607233921","https://openalex.org/W2761437135","https://openalex.org/W2761857919","https://openalex.org/W2765843240","https://openalex.org/W2791687715","https://openalex.org/W2795837079","https://openalex.org/W2796472956","https://openalex.org/W2803197370","https://openalex.org/W2806113867","https://openalex.org/W2892174470","https://openalex.org/W2896474101","https://openalex.org/W2899486927","https://openalex.org/W2945276917","https://openalex.org/W2959926868","https://openalex.org/W2985586802","https://openalex.org/W3006528850","https://openalex.org/W3099347856","https://openalex.org/W4233443202","https://openalex.org/W4251155475","https://openalex.org/W6668730515","https://openalex.org/W6682543087","https://openalex.org/W6765687184"],"related_works":["https://openalex.org/W2029162371","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488","https://openalex.org/W2121963733","https://openalex.org/W2542337934"],"abstract_inverted_index":{"The":[0],"need":[1],"for":[2,18,47,150],"processing":[3],"the":[4,19,28,48,56,61,113,133,137],"continuously":[5],"growing":[6],"amount":[7],"of":[8,21,50,64,96,136,146],"data":[9],"that":[10,76],"is":[11,15,73],"produced":[12],"every":[13],"day":[14],"promoting":[16],"research":[17],"development":[20,49],"energy-efficient":[22],"non-von":[23],"Neumann":[24],"computing":[25],"architectures.":[26],"Over":[27],"last":[29],"decade,":[30],"resistive":[31],"RAM":[32],"(RRAM)":[33],"devices":[34],"together":[35],"with":[36],"material":[37],"implication":[38],"logic":[39,153],"(IMPLY)":[40],"were":[41],"proposed":[42,85,138],"as":[43],"a":[44,77,105,121],"promising":[45],"solution":[46,139],"low-power":[51],"logic-in-memory":[52],"(LIM)":[53],"circuits.":[54,99],"Still,":[55],"high":[57],"design":[58],"complexity":[59],"and":[60,86,93,116,158],"low":[62],"reliability":[63,92],"these":[65],"circuits":[66],"are":[67],"hindering":[68],"their":[69],"practical":[70],"realization.":[71],"It":[72],"only":[74],"recently":[75],"new":[78,106],"smart":[79,107],"IMPLY":[80,142],"architecture,":[81,115],"named":[82],"SIMPLY,":[83],"was":[84],"shown":[87],"to":[88],"drastically":[89],"improve":[90],"circuit":[91],"energy":[94,147],"efficiency":[95],"IMPLY-based":[97],"LIM":[98],"In":[100],"this":[101],"work,":[102],"we":[103],"introduce":[104],"operation,":[108],"called":[109],"sFALSE,":[110],"enabled":[111],"by":[112],"SIMPLY":[114],"verify":[117],"its":[118],"feasibility":[119],"using":[120],"physicsbased":[122],"RRAM":[123],"compact":[124],"model":[125],"calibrated":[126],"on":[127],"three":[128],"different":[129],"technologies.":[130],"We":[131],"highlight":[132],"significant":[134],"advantage":[135],"vs.":[140],"ordinary":[141],"architecture":[143],"in":[144],"terms":[145],"reduction,":[148],"especially":[149],"large":[151],"fan-in":[152],"operations":[154],"(e.g.,":[155],"n-bits":[156],"NAND":[157],"EXOR).":[159]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}