{"id":"https://openalex.org/W2901548170","doi":"https://doi.org/10.1109/ahs.2018.8541491","title":"Pyramidal Neuron Architectures for AcceleratingDeep Neural Networks on FPGA","display_name":"Pyramidal Neuron Architectures for AcceleratingDeep Neural Networks on FPGA","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901548170","doi":"https://doi.org/10.1109/ahs.2018.8541491","mag":"2901548170"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2018.8541491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2018.8541491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006892783","display_name":"Hossam O. Ahmed","orcid":"https://orcid.org/0000-0002-6825-9786"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Hossam O. Ahmed","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056157768","display_name":"Maged Ghoneima","orcid":"https://orcid.org/0000-0002-7911-5235"},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Maged Ghoneima","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111972259","display_name":"Mohamed Dessouky","orcid":null},"institutions":[{"id":"https://openalex.org/I107720978","display_name":"Ain Shams University","ror":"https://ror.org/00cb9w016","country_code":"EG","type":"education","lineage":["https://openalex.org/I107720978"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Mohamed Dessouky","raw_affiliation_strings":["Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt"],"affiliations":[{"raw_affiliation_string":"Electronics & Electrical Communication Engineering, Faculty of Engineering, Ain-Shams University, Cairo, Egypt","institution_ids":["https://openalex.org/I107720978"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5006892783"],"corresponding_institution_ids":["https://openalex.org/I107720978"],"apc_list":null,"apc_paid":null,"fwci":0.1288,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50043201,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"521","issue":null,"first_page":"104","last_page":"111"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8911824226379395},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8184330463409424},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8183068037033081},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6335364580154419},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5600364804267883},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5287632346153259},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.492603600025177},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.4666810929775238},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45621979236602783},{"id":"https://openalex.org/keywords/convolution","display_name":"Convolution (computer science)","score":0.4479595124721527},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4417174458503723},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33204978704452515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32801780104637146},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16973623633384705}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8911824226379395},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8184330463409424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8183068037033081},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6335364580154419},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5600364804267883},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5287632346153259},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.492603600025177},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.4666810929775238},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45621979236602783},{"id":"https://openalex.org/C45347329","wikidata":"https://www.wikidata.org/wiki/Q5166604","display_name":"Convolution (computer science)","level":3,"score":0.4479595124721527},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4417174458503723},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33204978704452515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32801780104637146},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16973623633384705}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2018.8541491","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2018.8541491","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1604973310","https://openalex.org/W2094756095","https://openalex.org/W2127243386","https://openalex.org/W2177838837","https://openalex.org/W2278433511","https://openalex.org/W2337344472","https://openalex.org/W2368124317","https://openalex.org/W2594492285","https://openalex.org/W2604814848","https://openalex.org/W2609703521","https://openalex.org/W2616014673","https://openalex.org/W2762374354","https://openalex.org/W2829683544","https://openalex.org/W2900338180","https://openalex.org/W2919115771","https://openalex.org/W2963831937","https://openalex.org/W6685682220","https://openalex.org/W6703414193","https://openalex.org/W6707980426","https://openalex.org/W6756615233"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2075214143","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"three":[3,28,107],"Pyramidal":[4],"Neuron":[5],"Accelerator":[6],"Architectures":[7],"(PNAA)":[8],"units":[9,87,169],"that":[10,25,62],"can":[11,117],"be":[12],"used":[13],"to":[14,120,153],"accelerate":[15],"the":[16,26,34,37,43,50,56,65,71,75,114,128,132,141,147,154,157,163,171],"different":[17,59],"deep":[18],"neural":[19,77],"network":[20],"algorithms.":[21],"The":[22,84,110,137],"main":[23],"concept":[24],"proposed":[27,85,115,148,164],"PNAA":[29,86,130],"relied":[30],"on":[31,64,91],"for":[32,127,140],"accelerating":[33],"computational":[35,111,144],"speedis":[36],"parallelism":[38],"capability":[39],"provided":[40],"by":[41,162],"using":[42,100,131],"Field":[44],"Programmable":[45],"Gate":[46],"Array":[47,166],"(FPGA)":[48],"as":[49],"targeted":[51],"hardware":[52],"platform.":[53],"Each":[54],"of":[55,74,106,113,146,156],"three-PNAA":[57],"has":[58],"spatial":[60],"dimensions":[61],"depend":[63],"standard":[66],"weight":[67],"filter":[68],"sizes":[69],"in":[70],"Convolution":[72],"Layer":[73],"convolutional":[76],"networks,":[78],"which":[79],"are":[80,88,104],"3X3,":[81],"5X5,":[82],"7X7.":[83],"designed":[89],"based":[90],"an":[92],"8-bits":[93],"and":[94,103,170],"9-bits":[95],"fixed":[96],"point":[97],"numerical":[98],"format":[99],"VHDL":[101],"language":[102],"consist":[105],"hierarchical":[108],"layers.":[109],"throughputs":[112],"PNAAunits":[116],"achieve":[118],"up":[119],"19.98":[121],"Giga":[122],"Operation":[123],"per":[124],"Second":[125],"(GOPS)":[126],"7X7":[129],"high-density":[133],"Stratix":[134],"V":[135],"FPGAs.":[136],"primary":[138],"factor":[139],"obtained":[142],"highspeed":[143],"performance":[145],"systems":[149],"is":[150],"directly":[151],"related":[152],"replacement":[155],"conventional":[158],"MultiplyAccumulate":[159],"(MAC)":[160],"unit,":[161],"Multiply":[165,172],"Grid":[167],"(MAG)":[168],"Parallel":[173],"Addition":[174],"(MPA)":[175],"units.":[176]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}