{"id":"https://openalex.org/W2759981985","doi":"https://doi.org/10.1109/ahs.2017.8046375","title":"Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration","display_name":"Timing-aware FPGA partitioning for real-time applications under dynamic partial reconfiguration","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2759981985","doi":"https://doi.org/10.1109/ahs.2017.8046375","mag":"2759981985"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2017.8046375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2017.8046375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072482410","display_name":"Alessandro Biondi","orcid":"https://orcid.org/0000-0002-6625-9336"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandro Biondi","raw_affiliation_strings":["Scuola Superiore Sant'Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024920325","display_name":"Giorgio Buttazzo","orcid":"https://orcid.org/0000-0003-4959-4017"},"institutions":[{"id":"https://openalex.org/I162290304","display_name":"Scuola Superiore Sant'Anna","ror":"https://ror.org/025602r80","country_code":"IT","type":"education","lineage":["https://openalex.org/I162290304"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giorgio Buttazzo","raw_affiliation_strings":["Scuola Superiore Sant'Anna, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Scuola Superiore Sant'Anna, Pisa, Italy","institution_ids":["https://openalex.org/I162290304"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072482410"],"corresponding_institution_ids":["https://openalex.org/I162290304"],"apc_list":null,"apc_paid":null,"fwci":0.9013,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.75044648,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"172","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8793758153915405},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.827782392501831},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7823143005371094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6426401138305664},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6196891069412231},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5875782370567322},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49082931876182556},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4459823966026306},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4203370213508606},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3610307574272156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24103200435638428},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20418289303779602}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8793758153915405},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.827782392501831},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7823143005371094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6426401138305664},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6196891069412231},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5875782370567322},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49082931876182556},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4459823966026306},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4203370213508606},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3610307574272156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24103200435638428},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20418289303779602},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2017.8046375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2017.8046375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.iris.sssup.it:11382/520084","is_oa":false,"landing_page_url":"http://hdl.handle.net/11382/520084","pdf_url":null,"source":{"id":"https://openalex.org/S4377196376","display_name":"CINECA IRIS Institutional Research Information System (Sant'Anna School of Advanced Studies)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162290304","host_organization_name":"Scuola Superiore Sant'Anna","host_organization_lineage":["https://openalex.org/I162290304"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W92551552","https://openalex.org/W1941100158","https://openalex.org/W1990079240","https://openalex.org/W2057340342","https://openalex.org/W2089201080","https://openalex.org/W2141440050","https://openalex.org/W2151382269","https://openalex.org/W2166653196","https://openalex.org/W2168902131","https://openalex.org/W2280749311","https://openalex.org/W2399857432","https://openalex.org/W2505901125","https://openalex.org/W2570914145","https://openalex.org/W6603742510"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540","https://openalex.org/W275424163"],"abstract_inverted_index":{"Heterogeneous":[0],"system-on-chips":[1],"(SoC)":[2],"that":[3,163],"include":[4],"both":[5],"general-purpose":[6],"processors":[7],"and":[8,81,89,187],"field":[9],"programmable":[10],"gate":[11],"arrays":[12],"(FPGAs)":[13],"are":[14,92],"emerging":[15],"as":[16,158],"very":[17],"promising":[18],"platforms":[19,52,74],"to":[20,64,101,120,142,184,197],"develop":[21],"modern":[22,48],"cyber-physical":[23],"systems,":[24],"combining":[25],"the":[26,33,41,57,61,79,103,117,134,144,151,170,173,185,198,207],"typical":[27],"flexibility":[28],"enabled":[29],"by":[30,36,129],"software":[31],"with":[32],"speedup":[34],"achievable":[35],"custom":[37,126],"hardware":[38,67,127,182,191],"accelerators.":[39],"Furthermore,":[40],"dynamic":[42],"partial":[43],"reconfiguration":[44],"(DPR)":[45],"capabilities":[46],"of":[47,59,84,105,116,136,146,167,172,177],"FPGAs":[49],"make":[50],"such":[51,109],"even":[53],"more":[54],"attractive,":[55],"offering":[56],"possibility":[58],"virtualizing":[60],"FPGA":[62,118,140,178],"area":[63,119],"support":[65,102,143],"several":[66],"accelerators":[68,128],"in":[69,78,165],"time":[70],"sharing.":[71],"However,":[72],"heterogeneous":[73],"originate":[75],"considerable":[76],"challenges":[77],"design":[80],"development":[82,104],"process":[83],"applications,":[85],"especially":[86],"if":[87],"timing":[88],"energy":[90],"constraints":[91],"concerned.":[93],"The":[94,154],"FRED":[95,152],"framework":[96],"has":[97],"been":[98],"recently":[99],"proposed":[100],"real-time":[106,148],"applications":[107],"upon":[108],"platforms,":[110],"using":[111],"a":[112,138,147,159],"static":[113],"slotted-based":[114],"partitioning":[115,141],"ensure":[121],"predictable":[122],"delays":[123],"when":[124],"managing":[125],"DPR.":[130],"This":[131],"paper":[132],"addresses":[133],"problem":[135,155],"designing":[137,169],"suitable":[139],"execution":[145],"application":[149],"within":[150],"framework.":[153],"is":[156,164],"formulated":[157],"mixed-integer":[160],"linear":[161],"program":[162],"charge":[166],"(i)":[168],"size":[171],"slots":[174],"(in":[175],"terms":[176],"resources),":[179],"(ii)":[180],"allocating":[181],"tasks":[183,192],"slots,":[186],"(iii)":[188],"selecting":[189],"which":[190],"must":[193],"be":[194],"statically":[195],"allocated":[196],"FPGA,":[199],"while":[200],"ensuring":[201],"bounded":[202],"worst-case":[203],"response":[204],"times":[205],"on":[206],"tasks.":[208]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}