{"id":"https://openalex.org/W2759943396","doi":"https://doi.org/10.1109/ahs.2017.8046362","title":"Self rerouting of dynamically reconfigurable SRAM-based FPGAs","display_name":"Self rerouting of dynamically reconfigurable SRAM-based FPGAs","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2759943396","doi":"https://doi.org/10.1109/ahs.2017.8046362","mag":"2759943396"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2017.8046362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2017.8046362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091713814","display_name":"Ludovica Bozzoli","orcid":"https://orcid.org/0000-0001-5099-9359"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ludovica Bozzoli","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3872,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8316444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8336492776870728},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.81157386302948},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7668540477752686},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6888791918754578},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6625888347625732},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6293384432792664},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5957759618759155},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5870764255523682},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5256941318511963},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4954291582107544},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4763658046722412},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.45391350984573364},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45222195982933044},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42808935046195984},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4166638255119324},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2673887610435486},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12348386645317078},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09018892049789429}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8336492776870728},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.81157386302948},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7668540477752686},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6888791918754578},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6625888347625732},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6293384432792664},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5957759618759155},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5870764255523682},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5256941318511963},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4954291582107544},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4763658046722412},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.45391350984573364},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45222195982933044},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42808935046195984},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4166638255119324},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2673887610435486},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12348386645317078},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09018892049789429},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2017.8046362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2017.8046362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2681902","is_oa":false,"landing_page_url":"http://porto.polito.it/2681902/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1970885193","https://openalex.org/W2041252144","https://openalex.org/W2090193813","https://openalex.org/W2096541820","https://openalex.org/W2105033026","https://openalex.org/W2106515083","https://openalex.org/W2121462249","https://openalex.org/W2124618076","https://openalex.org/W2126446661","https://openalex.org/W2135975985","https://openalex.org/W2137235679","https://openalex.org/W2144655684","https://openalex.org/W2167077123","https://openalex.org/W2240531914","https://openalex.org/W4243605068","https://openalex.org/W4253107786","https://openalex.org/W6676151202"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W2078159922","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W2760049414","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2808484818"],"abstract_inverted_index":{"Reconfigurable":[0],"devices":[1],"are":[2],"widely":[3],"attractive":[4],"for":[5],"several":[6],"application":[7],"fields":[8],"thanks":[9],"to":[10,20,60,68,80,86,107,166],"their":[11,39],"size,":[12],"rapid":[13],"prototyping":[14],"characteristics,":[15],"flexibility":[16],"and":[17,124],"upgradability.":[18],"Thanks":[19],"partial":[21],"Reconfiguration":[22],"features,":[23],"FPGA":[24,71],"becomes":[25],"the":[26,30,43,63,70,88,92,109,121,125,141,162,172],"golden":[27],"core":[28,84,100,116,142,163],"of":[29,76,94,112,135,140,171],"adaptive":[31,47],"computation":[32,48],"paradigm":[33],"since":[34],"they":[35],"may":[36],"dynamically":[37],"change":[38],"functionalities":[40,139],"based":[41],"on":[42,146],"elaboration":[44],"request.":[45],"Today,":[46],"is":[49,79,164],"mainly":[50],"controlled":[51],"at":[52,62],"a":[53,102,132,147,177],"coarse-grain":[54],"granularity":[55,65],"while":[56],"no":[57],"solutions":[58],"exist":[59],"act":[61],"fine":[64],"level":[66],"especially":[67],"reprogram":[69],"routing":[72,89],"interconnection.":[73],"The":[74,98,115,138],"purpose":[75],"this":[77],"work":[78],"propose":[81],"an":[82],"embedded":[83],"able":[85,106,165],"reconfigure":[87],"resources":[90],"without":[91,175],"usage":[93],"external":[95],"computational":[96,127],"units.":[97],"developed":[99],"implements":[101],"Path":[103],"Finding-based":[104],"algorithm":[105],"perform":[108],"full":[110],"routability":[111],"complex":[113],"designs.":[114],"has":[117],"been":[118,144],"devised":[119],"minimizing":[120],"area":[122,181],"overhead":[123],"requested":[126],"power":[128],"by":[129],"wisely":[130],"selecting":[131],"suitable":[133],"subset":[134],"wiring":[136],"segments.":[137],"have":[143],"tested":[145],"Xilinx":[148],"SRAM-based":[149],"FPGAs":[150],"Zynq":[151],"device":[152],"using":[153],"three":[154],"different":[155],"circuit":[156],"benchmarks.":[157],"Experimental":[158],"results":[159],"demonstrated":[160],"that":[161],"successfully":[167],"re-route":[168],"almost":[169],"95%":[170],"selected":[173],"nets":[174],"introducing":[176],"relevant":[178],"delay":[179],"or":[180],"overhead.":[182]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}