{"id":"https://openalex.org/W1494819527","doi":"https://doi.org/10.1109/ahs.2015.7231167","title":"Mapping applications on two-level configurable hardware","display_name":"Mapping applications on two-level configurable hardware","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1494819527","doi":"https://doi.org/10.1109/ahs.2015.7231167","mag":"1494819527"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2015.7231167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012630775","display_name":"Himan Khanzadi","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Himan Khanzadi","raw_affiliation_strings":["Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","[Electrical Engineering, Polytechnique Montreal, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"[Electrical Engineering, Polytechnique Montreal, Canada]","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038488044","display_name":"Yvon Savaria","orcid":"https://orcid.org/0000-0002-3404-9959"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yvon Savaria","raw_affiliation_strings":["Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","[Electrical Engineering, Polytechnique Montreal, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"[Electrical Engineering, Polytechnique Montreal, Canada]","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067086966","display_name":"Jean\u2010Pierre David","orcid":"https://orcid.org/0000-0002-7707-0483"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jean Pierre David","raw_affiliation_strings":["Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","[Electrical Engineering, Polytechnique Montreal, Canada]"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Polytechnique Montr\u00e9al, Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"[Electrical Engineering, Polytechnique Montreal, Canada]","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5012630775"],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.6637,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.67600594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8366434574127197},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7385077476501465},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5963513851165771},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5518624186515808},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.535094141960144},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5261825323104858},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49941277503967285},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.474776953458786},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46385666728019714},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4627108573913574},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44656801223754883},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44458597898483276},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4405830204486847},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.42939409613609314},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4204506278038025},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17276707291603088},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10984894633293152},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08581364154815674}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8366434574127197},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7385077476501465},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5963513851165771},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5518624186515808},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.535094141960144},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5261825323104858},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49941277503967285},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.474776953458786},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46385666728019714},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4627108573913574},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44656801223754883},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44458597898483276},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4405830204486847},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.42939409613609314},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4204506278038025},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17276707291603088},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10984894633293152},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08581364154815674},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2015.7231167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:34804","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/34804/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W173935616","https://openalex.org/W1502361557","https://openalex.org/W2000479655","https://openalex.org/W2023027709","https://openalex.org/W2081619861","https://openalex.org/W2098908185","https://openalex.org/W2122171990","https://openalex.org/W2129185560","https://openalex.org/W2140169558","https://openalex.org/W4250523893","https://openalex.org/W6630154184"],"related_works":["https://openalex.org/W3137340192","https://openalex.org/W1924077319","https://openalex.org/W2121863986","https://openalex.org/W2619340758","https://openalex.org/W2075931580","https://openalex.org/W2325947006","https://openalex.org/W2158082586","https://openalex.org/W2359192593","https://openalex.org/W2120461351","https://openalex.org/W4248874819"],"abstract_inverted_index":{"Implementing":[0],"applications":[1,134,164,182],"on":[2,45,105,139,165,174],"Reconfigurable":[3,52],"Computing":[4],"Architectures":[5],"(RCAs)":[6],"is":[7,29,65,92],"an":[8,43,46],"important":[9],"research":[10],"topic":[11],"because":[12],"of":[13,22,62,108,123,133,163],"their":[14],"high":[15,191],"potential":[16],"to":[17,41,95,101,128,150,159,190],"accelerate":[18],"a":[19,30,38,50,106,156,166,197],"wide":[20],"range":[21],"functions.":[23],"Nevertheless,":[24,114],"configuring":[25],"and":[26,69,111,117,143,179],"programming":[27],"RCAs":[28],"long-standing":[31],"challenge.":[32],"In":[33],"this":[34],"paper,":[35],"we":[36,147,154],"propose":[37,155],"design":[39,74,91,157,199],"methodology":[40,158,187],"map":[42,102],"algorithm":[44,104],"FPGA":[47],"preconfigured":[48],"with":[49],"Coarse-Grained":[51],"Architecture":[53],"(CGRA).":[54],"At":[55,79],"the":[56,60,63,80,97,121,161,185],"lowest":[57],"configuration":[58],"level,":[59,82],"architecture":[61],"CGRA":[64,98],"elaborated,":[66],"synthesized,":[67],"placed":[68],"routed":[70],"by":[71],"some":[72],"hardware":[73,90,170],"specialist":[75],"using":[76],"suitable":[77],"tools.":[78],"highest":[81],"someone":[83],"who":[84],"has":[85],"no":[86],"particular":[87],"knowledge":[88],"in":[89,99],"however":[93],"able":[94],"configure":[96],"order":[100],"his":[103],"mesh":[107],"parallel":[109],"computing":[110],"communicating":[112],"nodes.":[113],"for":[115],"medium":[116],"large":[118],"applications,":[119],"where":[120],"number":[122],"nodes":[124],"varies":[125],"from":[126],"tens":[127],"thousands,":[129],"getting":[130],"good":[131],"mapping":[132,142,162],"becomes":[135],"manually":[136],"intractable.":[137],"Founded":[138],"well":[140],"known":[141],"routing":[144],"algorithms":[145],"that":[146,184],"have":[148],"tailored":[149],"match":[151],"our":[152],"context,":[153],"automate":[160],"two-level":[167],"configurable":[168],"adaptive":[169],"fabric.":[171],"Preliminary":[172],"experiments":[173],"Fast":[175],"Fourier":[176],"Transform":[177],"(FFT)":[178],"matrix":[180],"multiplication":[181],"show":[183],"proposed":[186],"can":[188],"lead":[189],"throughput":[192],"and/or":[193],"low":[194],"latency":[195],"within":[196],"reasonable":[198],"time.":[200]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}