{"id":"https://openalex.org/W1509708624","doi":"https://doi.org/10.1109/ahs.2015.7231149","title":"Read back scrubbing for SRAM FPGAs in a data processing unit for space instruments","display_name":"Read back scrubbing for SRAM FPGAs in a data processing unit for space instruments","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1509708624","doi":"https://doi.org/10.1109/ahs.2015.7231149","mag":"1509708624"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2015.7231149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103556945","display_name":"Holger Michel","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Holger Michel","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012833055","display_name":"Adrian Belger","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Adrian Belger","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012428965","display_name":"Tobias Lange","orcid":"https://orcid.org/0000-0002-2897-8145"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Tobias Lange","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058037811","display_name":"Bj\u00f6rn Fiethe","orcid":"https://orcid.org/0000-0002-7915-6723"},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bjorn Fiethe","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I94509681"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066794501","display_name":"H. Michalik","orcid":null},"institutions":[{"id":"https://openalex.org/I94509681","display_name":"Technische Universit\u00e4t Braunschweig","ror":"https://ror.org/010nsgg66","country_code":"DE","type":"education","lineage":["https://openalex.org/I94509681"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Harald Michalik","raw_affiliation_strings":["Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Braunschweig, Germany","institution_ids":["https://openalex.org/I94509681"]},{"raw_affiliation_string":"Institute of Computer and Network Engineering, Technische Universit\u00e4t Braunschweig, Germany#TAB#","institution_ids":["https://openalex.org/I94509681"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103556945"],"corresponding_institution_ids":["https://openalex.org/I94509681"],"apc_list":null,"apc_paid":null,"fwci":0.9864,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.78160628,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7421852946281433},{"id":"https://openalex.org/keywords/data-scrubbing","display_name":"Data scrubbing","score":0.7260853052139282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7227919101715088},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6976186037063599},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6443804502487183},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5280300378799438},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.51277095079422},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1896563172340393},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14193227887153625}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7421852946281433},{"id":"https://openalex.org/C89529581","wikidata":"https://www.wikidata.org/wiki/Q5227348","display_name":"Data scrubbing","level":2,"score":0.7260853052139282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7227919101715088},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6976186037063599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6443804502487183},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5280300378799438},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.51277095079422},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1896563172340393},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14193227887153625},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2015.7231149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2015.7231149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2041252144","https://openalex.org/W2042559559","https://openalex.org/W2055871370","https://openalex.org/W2132468064","https://openalex.org/W2182041088","https://openalex.org/W2626617782","https://openalex.org/W6739786882"],"related_works":["https://openalex.org/W3124989373","https://openalex.org/W87054145","https://openalex.org/W3171010999","https://openalex.org/W2085881974","https://openalex.org/W3144951481","https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802"],"abstract_inverted_index":{"SRAM-based":[0],"FPGAs":[1,144],"like":[2],"Xilinx":[3,142],"Virtex":[4],"FPGA":[5,166],"offer":[6],"the":[7,53,58,76,99,108,116,123,127,134,141,162,168,183,188],"highest":[8],"processing":[9],"capability":[10],"currently":[11],"available":[12],"as":[13],"radiation":[14,25,193],"tolerant":[15],"space":[16],"qualified":[17],"parts.":[18],"However":[19],"their":[20],"configuration":[21,31,54,61,77,199],"memory":[22,62,78],"is":[23,32,71,87,104,111,139],"not":[24,119],"hardened,":[26],"monitoring":[27,63],"and":[28,56,64,152],"correction":[29],"of":[30,60,75,125,161],"required":[33],"to":[34,52,121,197],"prevent":[35],"upsets":[36],"from":[37],"affecting":[38],"operation.":[39],"This":[40],"paper":[41],"presents":[42],"a":[43,47,95,102,158],"setup":[44,181],"in":[45,92,106,157,165],"which":[46,107,138,186],"controlling":[48],"processor":[49,117,177],"has":[50,187],"access":[51],"interface":[55,185],"performs":[57,145],"task":[59,124],"error":[65,195],"scrubbing.":[66],"As":[67],"blind":[68],"scrubbing":[69,86,91],"that":[70],"simple":[72],"over":[73],"writing":[74],"may":[79],"cause":[80],"erroneous":[81],"internal":[82],"contention,":[83],"read":[84,109,128,149],"back":[85,90,110,129,150],"discussed.":[88],"Read":[89],"turn":[93],"creates":[94,175],"high":[96],"load":[97],"on":[98],"processor,":[100],"so":[101],"method":[103],"presented":[105],"still":[112,170],"physically":[113],"performed,":[114],"but":[115,174],"does":[118],"have":[120],"perform":[122],"inspecting":[126],"data":[130,151],"for":[131,148,192],"upsets.":[132],"Instead":[133],"frame":[135],"ECC":[136],"core":[137],"inside":[140],"SRAM":[143],"checksum":[146],"calculation":[147],"flags":[153],"errors.":[154],"Thereby":[155],"unlike":[156],"complete":[159],"implementation":[160],"scrub":[163],"controller":[164],"logic":[167],"software":[169],"maintains":[171],"full":[172],"control,":[173],"less":[176],"load.":[178],"Furthermore":[179],"this":[180],"uses":[182],"JTAG":[184],"lowest":[189],"cross":[190],"section":[191],"induced":[194],"compared":[196],"other":[198],"interfaces.":[200]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}