{"id":"https://openalex.org/W2117258572","doi":"https://doi.org/10.1109/ahs.2013.6604226","title":"Implementation of an initial-configuration based on self-reconfiguration for an on-board processor","display_name":"Implementation of an initial-configuration based on self-reconfiguration for an on-board processor","publication_year":2013,"publication_date":"2013-06-01","ids":{"openalex":"https://openalex.org/W2117258572","doi":"https://doi.org/10.1109/ahs.2013.6604226","mag":"2117258572"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2013.6604226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029452574","display_name":"Florian Rittner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I4923324","display_name":"Fraunhofer Society","ror":"https://ror.org/05hkkdn48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Florian Rittner","raw_affiliation_strings":["Fraunhofer Institute for Integrated Circuits, RF and Microwave Design Department, Erlangen, Germany","RF & Microwave Design Dept., Fraunhofer Inst. for Integrated Circuits, Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer Institute for Integrated Circuits, RF and Microwave Design Department, Erlangen, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"RF & Microwave Design Dept., Fraunhofer Inst. for Integrated Circuits, Erlangen, Germany","institution_ids":["https://openalex.org/I4923324"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111911101","display_name":"Rob\u00e9rt Glein","orcid":null},"institutions":[{"id":"https://openalex.org/I181369854","display_name":"Friedrich-Alexander-Universit\u00e4t Erlangen-N\u00fcrnberg","ror":"https://ror.org/00f7hpc57","country_code":"DE","type":"education","lineage":["https://openalex.org/I181369854"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Glein","raw_affiliation_strings":["Information Technology (Communication Electronics), Friedrich-Alexander Universiti\u00e4t Erlangen-N\u00fcrnberg, Erlangen, Germany","Inf. Technol. (Commun. Electron.), Friedrich-Alexander-Univ. Erlangen-Nurnberg (FAU), Erlangen, Germany"],"affiliations":[{"raw_affiliation_string":"Information Technology (Communication Electronics), Friedrich-Alexander Universiti\u00e4t Erlangen-N\u00fcrnberg, Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]},{"raw_affiliation_string":"Inf. Technol. (Commun. Electron.), Friedrich-Alexander-Univ. Erlangen-Nurnberg (FAU), Erlangen, Germany","institution_ids":["https://openalex.org/I181369854"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5029452574"],"corresponding_institution_ids":["https://openalex.org/I4210124274","https://openalex.org/I4923324"],"apc_list":null,"apc_paid":null,"fwci":0.3152,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.62797964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12449","display_name":"Spacecraft Design and Technology","score":0.9848999977111816,"subfield":{"id":"https://openalex.org/subfields/2202","display_name":"Aerospace Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9617514610290527},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9017363786697388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7138738036155701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6904137134552002},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.6330142021179199},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6014312505722046},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.47089913487434387},{"id":"https://openalex.org/keywords/on-board","display_name":"On board","score":0.44718092679977417},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34553951025009155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18063098192214966},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.07795295119285583}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9617514610290527},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9017363786697388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7138738036155701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6904137134552002},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.6330142021179199},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6014312505722046},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.47089913487434387},{"id":"https://openalex.org/C3018963415","wikidata":"https://www.wikidata.org/wiki/Q16878425","display_name":"On board","level":2,"score":0.44718092679977417},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34553951025009155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18063098192214966},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.07795295119285583},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ahs.2013.6604226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2013.6604226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/383880","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/383880","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320337392","display_name":"Division of Electrical, Communications and Cyber Systems","ror":"https://ror.org/01krpsy48"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1641639920","https://openalex.org/W1983942558","https://openalex.org/W2111626033","https://openalex.org/W2162182047","https://openalex.org/W2163167297","https://openalex.org/W6676523280","https://openalex.org/W6683847303"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W2361654132"],"abstract_inverted_index":{"Modern":[0],"flexible":[1],"space":[2],"applications":[3],"are":[4,59],"based":[5,93],"on":[6,94],"an":[7,52,95,130],"on-board":[8],"processor":[9],"in":[10,121,129],"order":[11,62],"to":[12,63,74],"increase":[13,131],"the":[14,22,27,85,88,101,106,110,133],"overall":[15],"system":[16,49,97,134],"performance.":[17],"Additionally,":[18],"FPGA-based":[19],"systems":[20],"provide":[21],"advantage":[23],"of":[24,54,57,81,87,100,109],"reconfiguration":[25,70],"during":[26],"satellite":[28],"mission.":[29],"The":[30,79,116],"Fraunhofer":[31],"On-Board":[32],"Processor":[33],"realizes":[34],"a":[35,47,67,76,124],"multi-FPGA":[36],"platform":[37,46,108],"for":[38,132],"communication":[39],"with":[40,123],"four":[41],"Virtex-5QV":[42],"FPGAs.":[43,102],"For":[44,103],"this":[45,82,104],"high":[48],"reliability":[50],"and":[51,98,127],"avoidance":[53],"single":[55],"points":[56],"failure":[58],"required.":[60],"In":[61],"meet":[64],"these":[65],"requirements":[66],"new":[68],"FPGA":[69,89],"concept":[71],"is":[72,84,92,114,119],"necessary":[73],"guarantee":[75],"fail-safe":[77],"reconfiguration.":[78],"focus":[80],"paper":[83],"implementation":[86,105],"design":[90],"which":[91],"initial-configuration":[96,117],"self-reconfiguration":[99],"hardware":[107],"Elegant":[111],"Bread":[112],"Board":[113],"used.":[115],"method":[118],"used":[120],"parallel":[122],"regular":[125],"one":[126],"results":[128],"reliability.":[135]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}