{"id":"https://openalex.org/W1970578288","doi":"https://doi.org/10.1109/ahs.2010.5546272","title":"Performance and area efficient transpose memory architecture for high throughput adaptive signal processing systems","display_name":"Performance and area efficient transpose memory architecture for high throughput adaptive signal processing systems","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W1970578288","doi":"https://doi.org/10.1109/ahs.2010.5546272","mag":"1970578288"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2010.5546272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079243251","display_name":"Mohamed El-Hadedy","orcid":"https://orcid.org/0000-0002-3823-0712"},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":true,"raw_author_name":"Mohamed El-Hadedy","raw_affiliation_strings":["Norwegian National Technical University, Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Norwegian National Technical University, Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109104631","display_name":"Sohan Purohit","orcid":null},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sohan Purohit","raw_affiliation_strings":["University of Massachusetts, Lowell, USA","University of Massachusetts Lowell - USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"University of Massachusetts Lowell - USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I133738476","display_name":"University of Massachusetts Lowell","ror":"https://ror.org/03hamhx47","country_code":"US","type":"education","lineage":["https://openalex.org/I133738476"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Margala","raw_affiliation_strings":["University of Massachusetts, Lowell, USA","University of Massachusetts Lowell - USA"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts, Lowell, USA","institution_ids":["https://openalex.org/I133738476"]},{"raw_affiliation_string":"University of Massachusetts Lowell - USA","institution_ids":["https://openalex.org/I133738476"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111436398","display_name":"Svein J. Knapskog","orcid":null},"institutions":[{"id":"https://openalex.org/I204778367","display_name":"Norwegian University of Science and Technology","ror":"https://ror.org/05xg72x27","country_code":"NO","type":"education","lineage":["https://openalex.org/I204778367"]}],"countries":["NO"],"is_corresponding":false,"raw_author_name":"Svein J. Knapskog","raw_affiliation_strings":["Norwegian National Technical University, Trondheim, Norway"],"affiliations":[{"raw_affiliation_string":"Norwegian National Technical University, Trondheim, Norway","institution_ids":["https://openalex.org/I204778367"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5079243251"],"corresponding_institution_ids":["https://openalex.org/I204778367"],"apc_list":null,"apc_paid":null,"fwci":0.3372,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.52940414,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"113","last_page":"120"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10388","display_name":"Advanced Steganography and Watermarking Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.809335470199585},{"id":"https://openalex.org/keywords/transpose","display_name":"Transpose","score":0.8061949014663696},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7452642321586609},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6996058821678162},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.622105598449707},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5254924893379211},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5141816139221191},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5011148452758789},{"id":"https://openalex.org/keywords/digital-watermarking","display_name":"Digital watermarking","score":0.49360620975494385},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4735119640827179},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4588416814804077},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44693881273269653},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.44637003540992737},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.4267585277557373},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42674219608306885},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.42281997203826904},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4202438294887543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33796554803848267},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14141207933425903},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12386640906333923},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.11424413323402405}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.809335470199585},{"id":"https://openalex.org/C200106649","wikidata":"https://www.wikidata.org/wiki/Q223683","display_name":"Transpose","level":3,"score":0.8061949014663696},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7452642321586609},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6996058821678162},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.622105598449707},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5254924893379211},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5141816139221191},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5011148452758789},{"id":"https://openalex.org/C150817343","wikidata":"https://www.wikidata.org/wiki/Q875932","display_name":"Digital watermarking","level":3,"score":0.49360620975494385},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4735119640827179},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4588416814804077},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44693881273269653},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44637003540992737},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.4267585277557373},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42674219608306885},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.42281997203826904},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4202438294887543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33796554803848267},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14141207933425903},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12386640906333923},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.11424413323402405},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2010.5546272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546272","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W42085172","https://openalex.org/W1590653734","https://openalex.org/W2025787141","https://openalex.org/W2033035206","https://openalex.org/W2122992089","https://openalex.org/W2150007533","https://openalex.org/W2150936902","https://openalex.org/W2158432884","https://openalex.org/W2540457662","https://openalex.org/W3143533263","https://openalex.org/W4244452576"],"related_works":["https://openalex.org/W3128475717","https://openalex.org/W2098581571","https://openalex.org/W1970578288","https://openalex.org/W2109424281","https://openalex.org/W1591576069","https://openalex.org/W2143690511","https://openalex.org/W4247828132","https://openalex.org/W2043352873","https://openalex.org/W1609765068","https://openalex.org/W4281569059"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,37,41,73],"design":[4,64],"and":[5,10,76,84,97],"analysis":[6],"of":[7,40],"a":[8,56],"power":[9,96],"area":[11],"efficient":[12],"transpose":[13],"memory":[14,43,52,63],"structure":[15],"for":[16,66,72,81],"use":[17],"in":[18,29,55,70],"adaptive":[19],"signal":[20],"processing":[21],"systems.":[22],"The":[23,51,61],"proposed":[24,42],"architecture":[25,58],"achieves":[26],"significant":[27],"improvements":[28],"system":[30],"throughput":[31,38],"over":[32],"competing":[33],"designs.":[34],"We":[35],"demonstrate":[36],"performance":[39,71],"on":[44],"FPGA":[45],"as":[46,48],"well":[47],"ASIC":[49],"implementations.":[50],"was":[53],"employed":[54],"watermarking":[57,74],"previously":[59,89],"proposed.":[60],"new":[62],"allows":[65],"2X":[67],"speed":[68],"up":[69,77],"algorithm":[75],"to":[78,88],"10X":[79],"speedup":[80],"2D":[82],"DCT":[83],"IDCT":[85],"algorithms":[86],"compared":[87],"published":[90],"work,":[91],"while":[92],"consuming":[93],"significantly":[94],"lower":[95],"area.":[98]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}