{"id":"https://openalex.org/W1971978674","doi":"https://doi.org/10.1109/ahs.2010.5546269","title":"SDVM&lt;sup&gt;R&lt;/sup&gt; &amp;#x2013; managing heterogeneity in space and time on multicore SoCs","display_name":"SDVM&lt;sup&gt;R&lt;/sup&gt; &amp;#x2013; managing heterogeneity in space and time on multicore SoCs","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W1971978674","doi":"https://doi.org/10.1109/ahs.2010.5546269","mag":"1971978674"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2010.5546269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076080501","display_name":"A. Hofmann","orcid":"https://orcid.org/0000-0002-8551-2616"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Hofmann","raw_affiliation_strings":["Technical Computer Sc. Department, Johann Wolfgang Goethe-University of Frankfurt, Frankfurt, Germany","J. W. Goethe-University, Technical Computer Sc. Dep, Box 11 19 32, 60054 Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical Computer Sc. Department, Johann Wolfgang Goethe-University of Frankfurt, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"J. W. Goethe-University, Technical Computer Sc. Dep, Box 11 19 32, 60054 Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057980771","display_name":"Klaus Waldschmidt","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Waldschmidt","raw_affiliation_strings":["Technical Computer Sc. Department, Johann Wolfgang Goethe-University of Frankfurt, Frankfurt, Germany","J. W. Goethe-University, Technical Computer Sc. Dep, Box 11 19 32, 60054 Frankfurt, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical Computer Sc. Department, Johann Wolfgang Goethe-University of Frankfurt, Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"J. W. Goethe-University, Technical Computer Sc. Dep, Box 11 19 32, 60054 Frankfurt, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084589828","display_name":"Jan Haase","orcid":"https://orcid.org/0000-0003-3021-9217"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Jan Haase","raw_affiliation_strings":["Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","Vienna University of Technology, Institute of Computer Technology, Gu\u00dfhausstr. 27-29/384, 1040 Vienna, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Vienna University of Technology, Institute of Computer Technology, Gu\u00dfhausstr. 27-29/384, 1040 Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.253,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54228625,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"28","issue":null,"first_page":"142","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8058815002441406},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7569886445999146},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6990783214569092},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6219316124916077},{"id":"https://openalex.org/keywords/virtualization","display_name":"Virtualization","score":0.5515034198760986},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5382506847381592},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5207847952842712},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5081954002380371},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.41414666175842285},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37622132897377014},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3711613416671753},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2454947829246521}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8058815002441406},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569886445999146},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6990783214569092},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6219316124916077},{"id":"https://openalex.org/C513985346","wikidata":"https://www.wikidata.org/wiki/Q270471","display_name":"Virtualization","level":3,"score":0.5515034198760986},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5382506847381592},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5207847952842712},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5081954002380371},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.41414666175842285},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37622132897377014},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3711613416671753},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2454947829246521},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2010.5546269","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546269","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1524138135","https://openalex.org/W1560224640","https://openalex.org/W1576412380","https://openalex.org/W2097694626","https://openalex.org/W2108347979","https://openalex.org/W2124484873","https://openalex.org/W2137655221","https://openalex.org/W2394962098","https://openalex.org/W2533088220","https://openalex.org/W6711692478"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"The":[0],"dynamic":[1],"reconfiguration":[2,140],"of":[3,13,23,55,67,76,103,141,148],"recent":[4],"FPGAs":[5],"offers":[6],"an":[7,69,80],"important":[8],"step":[9],"to":[10,25,114],"adaptive":[11,70],"behavior":[12],"Systems-on-Chip":[14],"(SoCs).":[15],"These":[16],"dynamically":[17],"reconfigurable":[18],"systems":[19,120],"add":[20],"another":[21],"degree":[22],"freedom":[24],"the":[26,43,48,65,77,86,88,110,142,146,149,156],"design":[27],"space.":[28],"When":[29],"a":[30,38,101,115,136],"processing":[31],"element":[32],"gets":[33],"reconfigured":[34],"using":[35],"one":[36],"with":[37],"different":[39],"architecture,":[40],"heterogeneity":[41,56,152],"spans":[42],"temporal":[44,151],"dimension,":[45],"too.":[46],"Now,":[47],"question":[49],"arises":[50],"how":[51],"could":[52],"this":[53],"type":[54],"be":[57],"managed":[58],"at":[59],"run":[60,107,138],"time.":[61],"This":[62,131],"paper":[63],"analyzes":[64],"challenges":[66],"such":[68],"SoC.":[71],"We":[72],"show":[73],"that":[74],"many":[75],"requirements":[78],"for":[79,118,135],"FPGA-based":[81],"realization":[82],"are":[83],"met":[84],"by":[85,155],"SDVM,":[87],"Scalable":[89],"Dataflow-driven":[90],"Virtual":[91],"Machine":[92],"which":[93],"has":[94,112],"been":[95],"successfully":[96],"implemented":[97],"and":[98],"tested":[99],"on":[100,106,122],"cluster":[102],"workstations.":[104],"Focusing":[105],"time":[108,139],"reconfiguration,":[109],"SDVM":[111,126],"evolved":[113],"virtualization":[116,132],"layer":[117,133],"multicore":[119],"based":[121],"FPGAs,":[123],"now":[124],"called":[125],"<sup":[127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">R</sup>":[129],".":[130],"allows":[134],"transparent":[137],"underlying":[143],"hardware":[144],"reducing":[145],"complexity":[147],"system's":[150],"as":[153],"seen":[154],"application.":[157]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}