{"id":"https://openalex.org/W2028779308","doi":"https://doi.org/10.1109/ahs.2010.5546268","title":"An emerging adaptive architecture and compilation techniques","display_name":"An emerging adaptive architecture and compilation techniques","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2028779308","doi":"https://doi.org/10.1109/ahs.2010.5546268","mag":"2028779308"},"language":"en","primary_location":{"id":"doi:10.1109/ahs.2010.5546268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108891749","display_name":"Yong-Kyu Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I967637","display_name":"Gannon University","ror":"https://ror.org/02y041669","country_code":"US","type":"education","lineage":["https://openalex.org/I967637"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yong-Kyu Jung","raw_affiliation_strings":["Electrical and Computer Engineering, Gannon University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Gannon University, USA","institution_ids":["https://openalex.org/I967637"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5108891749"],"corresponding_institution_ids":["https://openalex.org/I967637"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09221045,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"134","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8477203845977783},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6960866451263428},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5885140895843506},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5746628642082214},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5371096730232239},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5333245992660522},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5145637392997742},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5075077414512634},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.48309946060180664},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.4630122184753418},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.44412797689437866},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.4275684952735901},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.420634001493454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41850775480270386},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2925986647605896}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8477203845977783},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6960866451263428},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5885140895843506},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5746628642082214},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5371096730232239},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5333245992660522},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5145637392997742},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5075077414512634},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.48309946060180664},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.4630122184753418},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.44412797689437866},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.4275684952735901},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.420634001493454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41850775480270386},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2925986647605896},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ahs.2010.5546268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ahs.2010.5546268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 NASA/ESA Conference on Adaptive Hardware and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1186123259","https://openalex.org/W1686420892","https://openalex.org/W1975085273","https://openalex.org/W1994208026","https://openalex.org/W2055121996","https://openalex.org/W2060144159","https://openalex.org/W2098468728","https://openalex.org/W2099602365","https://openalex.org/W2101039607","https://openalex.org/W2107868646","https://openalex.org/W2123292738","https://openalex.org/W2137991591","https://openalex.org/W2147435261","https://openalex.org/W2148933212","https://openalex.org/W2149623020","https://openalex.org/W2163216340","https://openalex.org/W2163785372","https://openalex.org/W2171175484","https://openalex.org/W3148936090","https://openalex.org/W4232751114","https://openalex.org/W6627720846","https://openalex.org/W6675182692"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W4235677263","https://openalex.org/W2381374827","https://openalex.org/W2109440006","https://openalex.org/W2745771918","https://openalex.org/W1558760591","https://openalex.org/W2296662050","https://openalex.org/W3194312717","https://openalex.org/W1595275176","https://openalex.org/W2262408825"],"abstract_inverted_index":{"An":[0],"emerging":[1],"adaptive":[2,11,17,34,52,68],"front-end":[3,18],"microprocessor":[4],"architecture":[5,19],"with":[6,24,91],"associated":[7],"compilation":[8,35],"techniques":[9,36],"for":[10,28,50,96],"processor":[12,53,69],"systems":[13],"is":[14,20],"introduced.":[15],"The":[16,33,66],"capable":[21],"of":[22,40,73,77,84],"dealing":[23],"heterogeneous":[25],"instruction":[26,78,85,88],"sets":[27],"the":[29,41,51,92],"integrated":[30],"back-end":[31,42],"microprocessor(s).":[32],"compile":[37],"software":[38,58],"codes":[39,49],"processor(s)":[43],"and":[44,47,61,82],"produce":[45],"compatible":[46],"ciphered":[48],"to":[54],"enhance":[55],"energy":[56],"consumption,":[57],"security,":[59],"performance,":[60],"underlying":[62],"hardware":[63],"resource":[64],"utilization.":[65],"proposed":[67],"scheme":[70],"achieves":[71],"11%":[72],"branch":[74],"elimination,":[75],"64%":[76],"cache":[79],"power":[80],"conservation,":[81],"29%":[83],"packing":[86],"without":[87],"memory":[89],"overhead":[90],"Michigan":[93],"Benchmark":[94],"(MiBench)":[95],"ARM":[97],"32-bit":[98],"ISA.":[99]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}