{"id":"https://openalex.org/W2769140587","doi":"https://doi.org/10.1109/afrcon.2017.8095677","title":"FPGA implementation of open-loop controller for five-level three phase modular multilevel converter","display_name":"FPGA implementation of open-loop controller for five-level three phase modular multilevel converter","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2769140587","doi":"https://doi.org/10.1109/afrcon.2017.8095677","mag":"2769140587"},"language":"en","primary_location":{"id":"doi:10.1109/afrcon.2017.8095677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2017.8095677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE AFRICON","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071216409","display_name":"Rereloluwa O. Fatunmbi","orcid":"https://orcid.org/0000-0001-5535-6555"},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rereloluwa O. Fatunmbi","raw_affiliation_strings":["Electrical and Computer Engineering, Tennessee Tech Univ., USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Tennessee Tech Univ., USA","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015806655","display_name":"Okezie Okoye","orcid":"https://orcid.org/0000-0001-7120-9395"},"institutions":[{"id":"https://openalex.org/I63920570","display_name":"Tennessee Technological University","ror":"https://ror.org/05drmrq39","country_code":"US","type":"education","lineage":["https://openalex.org/I63920570"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Okezie O. Okoye","raw_affiliation_strings":["Electrical and Computer Engineering, Tennessee Tech Univ., USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Tennessee Tech Univ., USA","institution_ids":["https://openalex.org/I63920570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053439903","display_name":"Olanrewaju Lasabi","orcid":"https://orcid.org/0000-0002-5971-7108"},"institutions":[{"id":"https://openalex.org/I95023434","display_name":"University of KwaZulu-Natal","ror":"https://ror.org/04qzfn040","country_code":"ZA","type":"education","lineage":["https://openalex.org/I95023434"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Olanrewaju A. Lasabi","raw_affiliation_strings":["Discipline of Elect, Electronic and Computer Engineering UKZN, Durban, South Africa"],"affiliations":[{"raw_affiliation_string":"Discipline of Elect, Electronic and Computer Engineering UKZN, Durban, South Africa","institution_ids":["https://openalex.org/I95023434"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079249544","display_name":"Innocent E. Davidson","orcid":"https://orcid.org/0000-0002-2336-4136"},"institutions":[{"id":"https://openalex.org/I177181097","display_name":"Durban University of Technology","ror":"https://ror.org/0303y7a51","country_code":"ZA","type":"education","lineage":["https://openalex.org/I177181097"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Innocent E. Davidson","raw_affiliation_strings":["Dept. of Electrical Power Engineering, Durban Univ. of Technology, South Africa"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Power Engineering, Durban Univ. of Technology, South Africa","institution_ids":["https://openalex.org/I177181097"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5071216409"],"corresponding_institution_ids":["https://openalex.org/I63920570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.15345634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1345","last_page":"1350"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11102","display_name":"HVDC Systems and Fault Protection","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11102","display_name":"HVDC Systems and Fault Protection","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14502","display_name":"High-Voltage Power Transmission Systems","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9711999893188477,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8923488855361938},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7507534027099609},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.67237389087677},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.6646504402160645},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5699716210365295},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5249295830726624},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5081307888031006},{"id":"https://openalex.org/keywords/cyclone","display_name":"Cyclone (programming language)","score":0.4950219988822937},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41523250937461853},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40050435066223145},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3641393780708313},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34805089235305786},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3469225764274597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22237011790275574},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16458815336227417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.13709038496017456}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8923488855361938},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7507534027099609},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.67237389087677},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.6646504402160645},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5699716210365295},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5249295830726624},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5081307888031006},{"id":"https://openalex.org/C2777864850","wikidata":"https://www.wikidata.org/wiki/Q79598","display_name":"Cyclone (programming language)","level":3,"score":0.4950219988822937},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41523250937461853},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40050435066223145},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3641393780708313},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34805089235305786},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3469225764274597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22237011790275574},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16458815336227417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.13709038496017456},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C554190296","wikidata":"https://www.wikidata.org/wiki/Q47528","display_name":"Radar","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/afrcon.2017.8095677","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2017.8095677","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE AFRICON","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2074285111","https://openalex.org/W2088673779","https://openalex.org/W2096348994","https://openalex.org/W2115827649","https://openalex.org/W2324522970","https://openalex.org/W2324885734","https://openalex.org/W2325189831","https://openalex.org/W2330096776","https://openalex.org/W2366883263","https://openalex.org/W2524399879"],"related_works":["https://openalex.org/W1974895211","https://openalex.org/W2129841057","https://openalex.org/W2176409448","https://openalex.org/W3040712279","https://openalex.org/W2364769705","https://openalex.org/W2056136368","https://openalex.org/W2374664672","https://openalex.org/W4367555392","https://openalex.org/W2883092465","https://openalex.org/W2351812187"],"abstract_inverted_index":{"The":[0,106,129],"concept":[1],"of":[2,6,10,44,47,65,71,110,138],"a":[3,11,19,55,62,98],"hardware-in-the-loop":[4],"method":[5],"implementing":[7],"open-loop":[8],"control":[9,142],"three":[12],"phase":[13],"modular":[14],"multilevel":[15],"converter":[16],"(MMC)":[17],"using":[18],"cyclone":[20],"II":[21],"FPGA":[22,96,120],"(field-programmable":[23],"gate":[24],"array)":[25],"device":[26],"on":[27,68],"an":[28,95,111],"Altera":[29],"DE2":[30],"board":[31],"is":[32,97,115],"presented.":[33],"Control":[34],"signals":[35,53],"are":[36],"generated":[37],"for":[38,101],"the":[39,48,69,75,103,119,123,136],"lower":[40],"and":[41,91,125,131],"upper":[42],"level":[43],"each":[45],"arm":[46],"MMC":[49,59,124],"by":[50],"comparing":[51],"reference":[52],"with":[54,122],"carrier":[56],"signal.":[57,105],"This":[58],"topology":[60],"employs":[61],"large":[63],"number":[64,70],"switches":[66,83],"depending":[67],"levels":[72],"needed":[73],"in":[74,92,127],"output":[76],"waveform.":[77],"For":[78],"its":[79],"efficient":[80],"operation,":[81],"these":[82],"need":[84],"to":[85,117],"operate":[86],"as":[87,89],"fast":[88],"possible":[90],"parallel.":[93],"Hence,":[94],"preferred":[99],"choice":[100],"generating":[102],"switching":[104],"analog-to-digital":[107],"(ADC)":[108],"pins":[109],"Arduino":[112],"DUE":[113],"micro-controller":[114],"used":[116],"interface":[118],"controller":[121],"implemented":[126],"MATLAB/Simulink.":[128],"simulation":[130],"experimental":[132],"results":[133],"presented":[134],"affirm":[135],"effectiveness":[137],"this":[139],"open":[140],"loop":[141],"implementation.":[143]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}