{"id":"https://openalex.org/W2049044818","doi":"https://doi.org/10.1109/afrcon.2013.6757839","title":"Layout-to-schematic as a step towards layout-versus-schematic verification of SFQ integrated circuit layouts","display_name":"Layout-to-schematic as a step towards layout-versus-schematic verification of SFQ integrated circuit layouts","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2049044818","doi":"https://doi.org/10.1109/afrcon.2013.6757839","mag":"2049044818"},"language":"en","primary_location":{"id":"doi:10.1109/afrcon.2013.6757839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031296073","display_name":"Rebecca M. C. Roberts","orcid":null},"institutions":[{"id":"https://openalex.org/I26092322","display_name":"Stellenbosch University","ror":"https://ror.org/05bk57929","country_code":"ZA","type":"education","lineage":["https://openalex.org/I26092322"]}],"countries":["ZA"],"is_corresponding":true,"raw_author_name":"Rebecca M. C. Roberts","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Stellenbosch University, Stellenbosch, South Africa","Dept. of Electr. & Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Stellenbosch University, Stellenbosch, South Africa","institution_ids":["https://openalex.org/I26092322"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa","institution_ids":["https://openalex.org/I26092322"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057419103","display_name":"Coenrad J. Fourie","orcid":"https://orcid.org/0000-0002-7913-7215"},"institutions":[{"id":"https://openalex.org/I26092322","display_name":"Stellenbosch University","ror":"https://ror.org/05bk57929","country_code":"ZA","type":"education","lineage":["https://openalex.org/I26092322"]}],"countries":["ZA"],"is_corresponding":false,"raw_author_name":"Coenrad J. Fourie","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Stellenbosch University, Stellenbosch, South Africa","Dept. of Electr. & Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Stellenbosch University, Stellenbosch, South Africa","institution_ids":["https://openalex.org/I26092322"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa","institution_ids":["https://openalex.org/I26092322"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5031296073"],"corresponding_institution_ids":["https://openalex.org/I26092322"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6927399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.9853372573852539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6821096539497375},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6801304817199707},{"id":"https://openalex.org/keywords/cadence","display_name":"Cadence","score":0.622911274433136},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.5609996914863586},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.49543440341949463},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.48777204751968384},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4689369201660156},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4651276767253876},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.4389122426509857},{"id":"https://openalex.org/keywords/circuit-diagram","display_name":"Circuit diagram","score":0.43886107206344604},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3914295732975006},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.3905879855155945},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3324589729309082},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32474401593208313},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32012617588043213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2106505036354065},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20683646202087402},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18391457200050354},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1501484215259552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14906224608421326}],"concepts":[{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.9853372573852539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6821096539497375},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6801304817199707},{"id":"https://openalex.org/C2777125575","wikidata":"https://www.wikidata.org/wiki/Q14088448","display_name":"Cadence","level":2,"score":0.622911274433136},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.5609996914863586},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.49543440341949463},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.48777204751968384},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4689369201660156},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4651276767253876},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.4389122426509857},{"id":"https://openalex.org/C39799792","wikidata":"https://www.wikidata.org/wiki/Q1045991","display_name":"Circuit diagram","level":2,"score":0.43886107206344604},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3914295732975006},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.3905879855155945},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3324589729309082},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32474401593208313},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32012617588043213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2106505036354065},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20683646202087402},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18391457200050354},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1501484215259552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14906224608421326},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/afrcon.2013.6757839","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757839","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1991935432","https://openalex.org/W2033720109","https://openalex.org/W2036142716","https://openalex.org/W2070992435","https://openalex.org/W2088947300","https://openalex.org/W2119587409","https://openalex.org/W2143787717","https://openalex.org/W2166482593","https://openalex.org/W2475947176"],"related_works":["https://openalex.org/W2091329789","https://openalex.org/W1605062719","https://openalex.org/W2376028644","https://openalex.org/W2044122268","https://openalex.org/W1565715208","https://openalex.org/W2034020979","https://openalex.org/W1964352816","https://openalex.org/W2102933388","https://openalex.org/W2043447162","https://openalex.org/W2111776955"],"abstract_inverted_index":{"Except":[0],"for":[1,14,46,71],"a":[2,32,41,52],"specialized":[3],"implementation":[4],"in":[5],"Cadence,":[6],"no":[7],"general":[8],"automated":[9],"layout-versus-schematic":[10,43],"verification":[11,44],"tools":[12],"exist":[13],"the":[15,37,55,66,78],"superconductive":[16,23,47],"integrated":[17,48],"circuit":[18,24,73],"design":[19],"community.":[20],"This":[21],"exposes":[22],"layouts":[25,74],"to":[26,62,75],"unintended":[27],"errors.":[28],"Here":[29],"we":[30],"present":[31],"layout-to-schematic":[33],"(L2S)":[34],"algorithm":[35,57,79],"as":[36,81],"first":[38],"step":[39],"towards":[40],"full":[42],"tool":[45],"circuits.":[49],"We":[50],"include":[51],"discussion":[53],"on":[54],"L2S":[56],"design,":[58],"user":[59],"input":[60],"options":[61],"allow":[63],"steering":[64],"of":[65],"algorithm,":[67],"and":[68],"extraction":[69],"results":[70],"typical":[72],"show":[76],"that":[77],"works":[80],"intended.":[82]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}