{"id":"https://openalex.org/W2039529709","doi":"https://doi.org/10.1109/afrcon.2013.6757673","title":"A novel highly flexible network multi-processor optimised for reconfigurable devices","display_name":"A novel highly flexible network multi-processor optimised for reconfigurable devices","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2039529709","doi":"https://doi.org/10.1109/afrcon.2013.6757673","mag":"2039529709"},"language":"en","primary_location":{"id":"doi:10.1109/afrcon.2013.6757673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078177042","display_name":"Grigoris Raptis","orcid":null},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Grigoris Raptis","raw_affiliation_strings":["Electronic & Computer Engineering Dept., Technical University of Crete, Chania, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic & Computer Engineering Dept., Technical University of Crete, Chania, Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032739499","display_name":"Ioannis Papaefstathiou","orcid":"https://orcid.org/0000-0001-6386-5616"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Papaefstathiou","raw_affiliation_strings":["Electronic & Computer Engineering Dept., Technical University of Crete, Chania, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Electronic & Computer Engineering Dept., Technical University of Crete, Chania, Crete, Greece","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103107438","display_name":"Konstantinos Georgopoulos","orcid":"https://orcid.org/0000-0002-6600-4907"},"institutions":[{"id":"https://openalex.org/I55741626","display_name":"Technical University of Crete","ror":"https://ror.org/03f8bz564","country_code":"GR","type":"education","lineage":["https://openalex.org/I55741626"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantinos Georgopoulos","raw_affiliation_strings":["Technical University of Crete, Chania, GR"],"affiliations":[{"raw_affiliation_string":"Technical University of Crete, Chania, GR","institution_ids":["https://openalex.org/I55741626"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106083747","display_name":"Charalampos Manifavas","orcid":null},"institutions":[{"id":"https://openalex.org/I28710699","display_name":"Hellenic Mediterranean University","ror":"https://ror.org/039ce0m20","country_code":"GR","type":"education","lineage":["https://openalex.org/I28710699"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charalampos Manifavas","raw_affiliation_strings":["Applied Informatics & Multimedia Dept., Technological Educational Institute of Crete, Heraklion, Crete, Greece"],"affiliations":[{"raw_affiliation_string":"Applied Informatics & Multimedia Dept., Technological Educational Institute of Crete, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I28710699"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078177042"],"corresponding_institution_ids":["https://openalex.org/I55741626"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13294161,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"51","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8358814716339111},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7938427925109863},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7314180731773376},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5947951674461365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5142306685447693},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5004899501800537},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4133548140525818},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3686150014400482},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34259453415870667},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33093899488449097}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8358814716339111},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7938427925109863},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7314180731773376},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5947951674461365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5142306685447693},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5004899501800537},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4133548140525818},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3686150014400482},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34259453415870667},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33093899488449097}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/afrcon.2013.6757673","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2013.6757673","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Africon","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1567646530","https://openalex.org/W1584898044","https://openalex.org/W1587006120","https://openalex.org/W1971355858","https://openalex.org/W1990262300","https://openalex.org/W2002703045","https://openalex.org/W2008019170","https://openalex.org/W2010272039","https://openalex.org/W2096053480","https://openalex.org/W2107440355","https://openalex.org/W2129206751","https://openalex.org/W2400730668","https://openalex.org/W2725179571","https://openalex.org/W6679418424"],"related_works":["https://openalex.org/W3012895752","https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W1522032972","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"Although":[0],"chip":[1],"speed":[2,13],"has":[3,102],"increased":[4],"exponentially":[5],"over":[6],"the":[7,24,42,45,54,91,97],"past":[8],"years,":[9],"increasing":[10],"a":[11,21,59],"processor's":[12],"to":[14,19,77,87],"achieve":[15],"performance":[16],"speedup":[17,92],"seems":[18],"be":[20,78,128],"way":[22],"of":[23,58],"past.":[25],"The":[26,115],"new":[27],"direction":[28],"for":[29],"achieving":[30],"faster":[31],"processing":[32],"is":[33],"using":[34],"multiple":[35],"cores":[36,43],"in":[37,64,80,113,130],"one":[38],"single":[39],"chip,":[40],"where":[41],"share":[44],"work":[46],"load":[47],"and":[48,56,90,125],"operate":[49],"in-parallel.":[50],"This":[51],"paper":[52],"presents":[53],"development":[55],"implementation":[57],"16-Core":[60],"Parallel":[61],"Network":[62],"Processor,":[63],"Reconfigurable":[65],"Logic":[66],"(Field-Programmable":[67],"Gate":[68],"Array":[69],"(FPGA));":[70],"its":[71],"highly":[72],"flexible":[73],"architecture":[74],"allows":[75],"it":[76,126],"utilized":[79],"numerous":[81,131],"different":[82],"FPGAs":[83],"from":[84],"low-cost,":[85],"low-power,":[86],"high-cost,":[88],"high-performance":[89],"achieved":[93],"grows":[94],"linearly":[95],"with":[96],"silicon":[98],"resources":[99],"available.":[100],"It":[101],"been":[103],"based":[104],"on":[105],"an":[106],"efficient":[107],"single-core":[108],"network":[109],"processor,":[110],"already":[111],"presented":[112],"[1].":[114],"processor":[116],"operates":[117],"at":[118],"10,":[119],"100,":[120],"1000":[121],"Mbps":[122],"Ethernet":[123],"speeds":[124],"can":[127],"implemented":[129],"distinct":[132],"state-of-the-art":[133],"FPGAs.":[134]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}