{"id":"https://openalex.org/W1986507421","doi":"https://doi.org/10.1109/afrcon.2011.6072041","title":"Training electrical engineers on asynchronous logic circuits based on constant weight codes","display_name":"Training electrical engineers on asynchronous logic circuits based on constant weight codes","publication_year":2011,"publication_date":"2011-09-01","ids":{"openalex":"https://openalex.org/W1986507421","doi":"https://doi.org/10.1109/afrcon.2011.6072041","mag":"1986507421"},"language":"en","primary_location":{"id":"doi:10.1109/afrcon.2011.6072041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2011.6072041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Africon '11","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065594263","display_name":"P. Keresztes","orcid":null},"institutions":[{"id":"https://openalex.org/I83579964","display_name":"Sz\u00e9chenyi Istv\u00e1n University","ror":"https://ror.org/04091f946","country_code":"HU","type":"education","lineage":["https://openalex.org/I83579964"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"P. Keresztes","raw_affiliation_strings":["Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","institution_ids":["https://openalex.org/I83579964"]},{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary","institution_ids":["https://openalex.org/I83579964"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020781131","display_name":"L\u00e1szl\u00f3 T. K\u00f3czy","orcid":"https://orcid.org/0000-0003-1316-4832"},"institutions":[{"id":"https://openalex.org/I83579964","display_name":"Sz\u00e9chenyi Istv\u00e1n University","ror":"https://ror.org/04091f946","country_code":"HU","type":"education","lineage":["https://openalex.org/I83579964"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"L.T. Koczy","raw_affiliation_strings":["Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","institution_ids":["https://openalex.org/I83579964"]},{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary","institution_ids":["https://openalex.org/I83579964"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091744753","display_name":"A. Szab\u00f3 Nagy","orcid":"https://orcid.org/0000-0002-3574-8815"},"institutions":[{"id":"https://openalex.org/I83579964","display_name":"Sz\u00e9chenyi Istv\u00e1n University","ror":"https://ror.org/04091f946","country_code":"HU","type":"education","lineage":["https://openalex.org/I83579964"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"A. Nagy","raw_affiliation_strings":["Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","institution_ids":["https://openalex.org/I83579964"]},{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary","institution_ids":["https://openalex.org/I83579964"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048439008","display_name":"G\u00e1bor R\u00f3zsa","orcid":null},"institutions":[{"id":"https://openalex.org/I83579964","display_name":"Sz\u00e9chenyi Istv\u00e1n University","ror":"https://ror.org/04091f946","country_code":"HU","type":"education","lineage":["https://openalex.org/I83579964"]}],"countries":["HU"],"is_corresponding":false,"raw_author_name":"G. Rozsa","raw_affiliation_strings":["Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University, Gyor, Hungary","institution_ids":["https://openalex.org/I83579964"]},{"raw_affiliation_string":"Sz\u00e9chenyi Istv\u00e1n University,Gy\u0151r,Hungary","institution_ids":["https://openalex.org/I83579964"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83579964"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06181947,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.730512797832489},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.6916747093200684},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6561213731765747},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5933748483657837},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.570505678653717},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5051887631416321},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47157803177833557},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4432099461555481},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4395041763782501},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4346897602081299},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4262539744377136},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40257859230041504},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31799250841140747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19758367538452148},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1936911642551422},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1782820224761963},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12922316789627075},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08380153775215149}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.730512797832489},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.6916747093200684},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6561213731765747},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5933748483657837},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.570505678653717},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5051887631416321},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47157803177833557},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4432099461555481},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4395041763782501},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4346897602081299},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4262539744377136},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40257859230041504},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31799250841140747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19758367538452148},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1936911642551422},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1782820224761963},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12922316789627075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08380153775215149},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/afrcon.2011.6072041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/afrcon.2011.6072041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Africon '11","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1987360731","https://openalex.org/W2057144245","https://openalex.org/W2097035292","https://openalex.org/W2104105510","https://openalex.org/W2121914493","https://openalex.org/W2189050005","https://openalex.org/W4242865834","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2115658098","https://openalex.org/W1555025092","https://openalex.org/W2332122163","https://openalex.org/W2363829830","https://openalex.org/W1984298705","https://openalex.org/W2165341302","https://openalex.org/W4247130854","https://openalex.org/W4212803501","https://openalex.org/W1482079447","https://openalex.org/W2127795343"],"abstract_inverted_index":{"The":[0,14,89],"paper":[1,90],"introduces":[2],"a":[3,65],"new":[4],"way":[5],"for":[6,97],"teaching":[7],"of":[8,25,33,37,43,60,81],"delay":[9,45,86],"insensitive":[10,46,87],"asynchronous":[11],"logic":[12],"circuits.":[13,88],"studies":[15],"start":[16],"on":[17],"high":[18],"level":[19],"models,":[20,39],"which":[21],"are":[22],"VHDL":[23],"implementations":[24],"Dennis-type":[26],"static":[27],"dataflow":[28],"systems.":[29],"Investigating":[30],"the":[31,34,40,44,58,61,69,82,93],"operation":[32],"concurrent":[35],"processes":[36],"these":[38],"main":[41],"elements":[42],"systems":[47],"can":[48,75],"be":[49,76],"derived.":[50],"Introducing":[51],"constant":[52,83],"weight":[53,84],"`m-of-n'":[54],"codes":[55],"immediately":[56],"at":[57],"beginning":[59],"course":[62],"leads":[63],"to":[64],"proper":[66],"generalization.":[67],"So":[68],"well":[70],"known":[71],"dual-rail":[72],"code":[73,85],"circuits":[74],"considered":[77],"as":[78],"special":[79],"cases":[80],"presents":[91],"briefly":[92],"design":[94],"practice":[95],"sessions":[96],"students.":[98]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}