{"id":"https://openalex.org/W2799233050","doi":"https://doi.org/10.1109/acssc.2017.8335444","title":"The future of computing \u2014 Arithmetic circuits implemented with memristors","display_name":"The future of computing \u2014 Arithmetic circuits implemented with memristors","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2799233050","doi":"https://doi.org/10.1109/acssc.2017.8335444","mag":"2799233050"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2017.8335444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2017.8335444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 51st Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083001601","display_name":"Nagaraja Revanna","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Nagaraja Revanna","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063845888","display_name":"Lauren Guckert","orcid":"https://orcid.org/0000-0002-0720-5661"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lauren Guckert","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028439610","display_name":"Earl E. Swartzlander","orcid":"https://orcid.org/0000-0002-8699-5277"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Earl E. Swartzlander","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas at Austin, Texas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas at Austin, Texas","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083001601"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.20916315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"745","last_page":"749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.919177770614624},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.729911208152771},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5628019571304321},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5178306698799133},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.47972196340560913},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47386789321899414},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4538125693798065},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4233071804046631},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4178239703178406},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34808075428009033},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32590219378471375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26594191789627075},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16051515936851501},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13448527455329895},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07444176077842712}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.919177770614624},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.729911208152771},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5628019571304321},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5178306698799133},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.47972196340560913},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47386789321899414},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4538125693798065},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4233071804046631},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4178239703178406},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34808075428009033},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32590219378471375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26594191789627075},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16051515936851501},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13448527455329895},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07444176077842712},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2017.8335444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2017.8335444","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 51st Asilomar Conference on Signals, Systems, and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W845285418","https://openalex.org/W2004782555","https://openalex.org/W2008901850","https://openalex.org/W2025674646","https://openalex.org/W2066280488","https://openalex.org/W2162651880","https://openalex.org/W2335248059","https://openalex.org/W2542473330","https://openalex.org/W2564183992","https://openalex.org/W2592642294","https://openalex.org/W2594474754","https://openalex.org/W6623449936","https://openalex.org/W6702972942","https://openalex.org/W6731112473"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2051956260","https://openalex.org/W2526300902","https://openalex.org/W2170504327","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W1990901299","https://openalex.org/W1985308002","https://openalex.org/W2789349722"],"abstract_inverted_index":{"Memristors":[0],"are":[1,17,90],"non-volatile":[2],"memory":[3,25],"elements.":[4],"The":[5,42],"application":[6],"of":[7,51,75,82],"memristors":[8,37,53],"in":[9,45,79],"logic":[10,35,69],"operations":[11],"have":[12],"recently":[13],"gained":[14],"importance":[15],"and":[16,34,66,70,88],"being":[18],"investigated.":[19],"In":[20],"applications":[21],"like":[22,86],"mem-computing,":[23],"where":[24],"acts":[26],"both":[27],"as":[28],"a":[29,39,72],"site":[30],"for":[31],"storing":[32],"data":[33],"computations,":[36],"provide":[38,71],"promising":[40],"future.":[41],"work":[43],"presented":[44],"this":[46],"paper":[47],"describes":[48],"multiple":[49],"techniques":[50,78],"using":[52],"to":[54,92],"build":[55],"array":[56,83],"multipliers.":[57,84],"We":[58],"present":[59],"designs":[60],"based":[61],"on":[62],"material":[63],"implication,":[64],"MAD":[65],"current":[67],"mirror":[68],"comparative":[73],"analysis":[74],"the":[76,80],"described":[77],"context":[81],"Metrics":[85],"area":[87],"latency":[89],"compared":[91],"previous":[93],"works.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}