{"id":"https://openalex.org/W2292899166","doi":"https://doi.org/10.1109/acssc.2015.7421167","title":"A low power radix-2 FFT accelerator for FPGA","display_name":"A low power radix-2 FFT accelerator for FPGA","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2292899166","doi":"https://doi.org/10.1109/acssc.2015.7421167","mag":"2292899166"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2015.7421167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2015.7421167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 49th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077212280","display_name":"Soumak Mookherjee","orcid":null},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soumak Mookherjee","raw_affiliation_strings":["Electrical & Computer Engineering, Florida State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, Florida State University","institution_ids":["https://openalex.org/I103163165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006876328","display_name":"Linda S. DeBrunner","orcid":"https://orcid.org/0000-0001-9926-8602"},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linda DeBrunner","raw_affiliation_strings":["Electrical & Computer Engineering, Florida State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, Florida State University","institution_ids":["https://openalex.org/I103163165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035366862","display_name":"Victor DeBrunner","orcid":"https://orcid.org/0000-0003-2198-2552"},"institutions":[{"id":"https://openalex.org/I103163165","display_name":"Florida State University","ror":"https://ror.org/05g3dte14","country_code":"US","type":"education","lineage":["https://openalex.org/I103163165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor DeBrunner","raw_affiliation_strings":["Electrical & Computer Engineering, Florida State University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical & Computer Engineering, Florida State University","institution_ids":["https://openalex.org/I103163165"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I103163165"],"apc_list":null,"apc_paid":null,"fwci":0.5798,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.69962611,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"447","last_page":"451"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.748846709728241},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7455720901489258},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7403976917266846},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7082756161689758},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5339293479919434},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.46270254254341125},{"id":"https://openalex.org/keywords/commutator","display_name":"Commutator","score":0.44304051995277405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40880101919174194},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32187414169311523},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.16540685296058655},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0834757387638092}],"concepts":[{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.748846709728241},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7455720901489258},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7403976917266846},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7082756161689758},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5339293479919434},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.46270254254341125},{"id":"https://openalex.org/C145620117","wikidata":"https://www.wikidata.org/wiki/Q2989763","display_name":"Commutator","level":4,"score":0.44304051995277405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40880101919174194},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32187414169311523},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.16540685296058655},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0834757387638092},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C73648015","wikidata":"https://www.wikidata.org/wiki/Q6543817","display_name":"Lie conformal algebra","level":3,"score":0.0},{"id":"https://openalex.org/C136119220","wikidata":"https://www.wikidata.org/wiki/Q1000660","display_name":"Algebra over a field","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2015.7421167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2015.7421167","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 49th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1900969659","https://openalex.org/W2020141429","https://openalex.org/W2046938074","https://openalex.org/W2061171222","https://openalex.org/W2071028614","https://openalex.org/W2095296829","https://openalex.org/W2097780146","https://openalex.org/W2104176873","https://openalex.org/W2114108014","https://openalex.org/W2124069569","https://openalex.org/W2124365448","https://openalex.org/W2142427859","https://openalex.org/W2156689656","https://openalex.org/W6675859611","https://openalex.org/W6678711484"],"related_works":["https://openalex.org/W4302027589","https://openalex.org/W2728978206","https://openalex.org/W2365603414","https://openalex.org/W2384741117","https://openalex.org/W2092765597","https://openalex.org/W2047193768","https://openalex.org/W2389322469","https://openalex.org/W2363091969","https://openalex.org/W1876592433","https://openalex.org/W2083269738"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,9,43,101,119,153],"low":[4],"power":[5,121,159],"FFT":[6,29,32,49],"accelerator":[7,50,104],"using":[8],"Radix-2":[10,44,125],"algorithm":[11],"with":[12,53],"an":[13,163],"8-parallel":[14,54],"multi-path":[15],"delay":[16],"commutator.":[17],"Hardware":[18],"accelerators":[19,33],"can":[20,87,116,150],"achieve":[21,88],"better":[22],"performance":[23],"and":[24,137,143],"throughput":[25,76,90,142],"compared":[26,165],"to":[27,77,166],"software":[28],"routines.":[30],"Thus,":[31,85,114],"are":[34],"used":[35],"in":[36],"many":[37],"DSP":[38],"processors.":[39],"In":[40],"this":[41],"paper,":[42],"Multipath":[45],"Delay":[46],"Commutator":[47],"(R2MDC)":[48],"is":[51,66],"designed":[52],"processing":[55],"of":[56,63,81,96],"the":[57,64,75,82,97,108,123,133,158],"input":[58],"samples.":[59],"The":[60],"hardware":[61],"utilization":[62],"architecture":[65],"100%":[67],"requiring":[68],"only":[69],"4":[70,112],"parallel":[71],"butterflies.":[72],"It":[73],"increases":[74],"eight":[78],"times":[79],"that":[80,147],"traditional":[83],"R2MDC.":[84,167],"it":[86,115],"similar":[89,154],"while":[91,105,156],"running":[92],"at":[93,118,152],"one":[94],"eighth":[95],"clock":[98],"frequency":[99],"for":[100],"regular":[102,124],"MDC":[103,126],"roughly":[106],"increasing":[107],"gate":[109],"capacitance":[110],"by":[111,160],"times.":[113],"operate":[117,151],"lower":[120],"than":[122],"accelerator.":[127],"We":[128,145],"implement":[129],"our":[130,148],"design":[131,149],"on":[132,162],"Xilinx":[134],"Virtex":[135],"FPGA":[136,164],"measure":[138],"area,":[139],"frequency,":[140],"latency,":[141],"power.":[144],"show":[146],"rate":[155],"reducing":[157],"25%":[161]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}