{"id":"https://openalex.org/W2288806573","doi":"https://doi.org/10.1109/acssc.2015.7421165","title":"Low power design of a word-level finite field multiplier using Reordered Normal Basis","display_name":"Low power design of a word-level finite field multiplier using Reordered Normal Basis","publication_year":2015,"publication_date":"2015-11-01","ids":{"openalex":"https://openalex.org/W2288806573","doi":"https://doi.org/10.1109/acssc.2015.7421165","mag":"2288806573"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2015.7421165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2015.7421165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 49th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060659639","display_name":"Parham Hosseinzadeh Namin","orcid":"https://orcid.org/0000-0001-5960-3584"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Parham Hosseinzadeh Namin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027205150","display_name":"Roberto Muscedere","orcid":null},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Roberto Muscedere","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035412745","display_name":"Majid Ahmadi","orcid":"https://orcid.org/0000-0001-5781-6754"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Majid Ahmadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, Ontario, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060659639"],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":0.4314,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.77876376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"437","last_page":"440"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.6995252966880798},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.6153910160064697},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6130419969558716},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6057962775230408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5452627539634705},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5227225422859192},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49614986777305603},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45612823963165283},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41054531931877136},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.34165674448013306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27821066975593567},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27027422189712524},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2669622600078583},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2549266517162323}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.6995252966880798},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.6153910160064697},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6130419969558716},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6057962775230408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5452627539634705},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5227225422859192},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49614986777305603},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45612823963165283},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41054531931877136},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.34165674448013306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27821066975593567},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27027422189712524},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2669622600078583},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2549266517162323},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2015.7421165","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2015.7421165","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 49th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1569612250","https://openalex.org/W1586128375","https://openalex.org/W1880212920","https://openalex.org/W1988102072","https://openalex.org/W1996192583","https://openalex.org/W2002871885","https://openalex.org/W2008443281","https://openalex.org/W2054020579","https://openalex.org/W2082450393","https://openalex.org/W2083124406","https://openalex.org/W2159129432","https://openalex.org/W2167456209","https://openalex.org/W2168226525","https://openalex.org/W4233307210","https://openalex.org/W4256247563","https://openalex.org/W4285719527","https://openalex.org/W6683465614","https://openalex.org/W6814716381"],"related_works":["https://openalex.org/W2118900528","https://openalex.org/W2544717275","https://openalex.org/W2562675608","https://openalex.org/W2279974209","https://openalex.org/W1995177342","https://openalex.org/W1546248433","https://openalex.org/W2082788688","https://openalex.org/W2488971671","https://openalex.org/W2136397546","https://openalex.org/W4246583634"],"abstract_inverted_index":{"A":[0],"low":[1],"power":[2,56,72],"design":[3,52,68,79,101],"for":[4],"a":[5,48],"finite":[6],"field":[7],"multiplier":[8,24],"in":[9,28,60],"F2m":[10],"using":[11,88],"Reordered":[12],"Normal":[13],"Basis":[14],"(RNB)":[15],"is":[16,34],"presented.":[17],"The":[18,31],"main":[19],"building":[20],"block":[21],"of":[22,98],"the":[23,37,40,44,55,66,76,84,89,94,99],"has":[25],"been":[26],"designed":[27],"domino":[29],"logic.":[30],"basic":[32],"idea":[33],"to":[35,53,75],"reduce":[36,54],"contention":[38],"between":[39],"keeper":[41,50],"transistor":[42],"and":[43,80],"pull-down":[45],"network":[46],"utilizing":[47],"new":[49],"control":[51],"dissipation.":[57],"Simulation":[58],"results":[59],"65nm":[61],"CMOS":[62,86],"technology":[63],"show":[64],"that":[65],"proposed":[67],"offers":[69],"23.5%":[70],"less":[71,82],"consumption":[73],"compared":[74],"previously":[77],"presented":[78],"5%":[81],"than":[83],"static":[85],"equivalent":[87],"same":[90],"basis":[91],"while":[92],"preserving":[93],"maximum":[95],"operating":[96],"speed":[97],"dynamic":[100],"with":[102],"almost":[103],"no":[104],"silicon":[105],"area":[106],"overhead.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}