{"id":"https://openalex.org/W2064373204","doi":"https://doi.org/10.1109/acssc.2014.7094759","title":"REPLICA T7-16-128 — A 2048-threaded 16-core 7-FU chained VLIW chip multiprocessor","display_name":"REPLICA T7-16-128 — A 2048-threaded 16-core 7-FU chained VLIW chip multiprocessor","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2064373204","doi":"https://doi.org/10.1109/acssc.2014.7094759","mag":"2064373204"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2014.7094759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094759","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091679053","display_name":"Martti Forsell","orcid":"https://orcid.org/0000-0003-4865-8058"},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":true,"raw_author_name":"Martti Forsell","raw_affiliation_strings":["VTT, Oulu, Finland","VTT, Box 1100, FI-90571 Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]},{"raw_affiliation_string":"VTT, Box 1100, FI-90571 Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072134073","display_name":"Jussi Roivainen","orcid":null},"institutions":[{"id":"https://openalex.org/I87653560","display_name":"VTT Technical Research Centre of Finland","ror":"https://ror.org/04b181w54","country_code":"FI","type":"nonprofit","lineage":["https://openalex.org/I4210089493","https://openalex.org/I87653560"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jussi Roivainen","raw_affiliation_strings":["VTT, Oulu, Finland","VTT, Box 1100, FI-90571 Oulu, Finland"],"affiliations":[{"raw_affiliation_string":"VTT, Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]},{"raw_affiliation_string":"VTT, Box 1100, FI-90571 Oulu, Finland","institution_ids":["https://openalex.org/I87653560"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091679053"],"corresponding_institution_ids":["https://openalex.org/I87653560"],"apc_list":null,"apc_paid":null,"fwci":1.3244,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.75353535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1709","last_page":"1713"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8644421696662903},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.69554203748703},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.675936758518219},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.6326800584793091},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6227046847343445},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5564383864402771},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5470647215843201},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5325571298599243},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5181447267532349},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5024769306182861},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46608301997184753},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.33237582445144653},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11660829186439514},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10630464553833008}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8644421696662903},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.69554203748703},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.675936758518219},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.6326800584793091},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6227046847343445},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5564383864402771},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5470647215843201},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5325571298599243},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5181447267532349},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5024769306182861},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46608301997184753},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.33237582445144653},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11660829186439514},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10630464553833008},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2014.7094759","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094759","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7699999809265137,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1847854056","https://openalex.org/W2004618348","https://openalex.org/W2006884075","https://openalex.org/W2017574663","https://openalex.org/W2043527747","https://openalex.org/W2058084962","https://openalex.org/W2076386264","https://openalex.org/W2128221687","https://openalex.org/W2539643197","https://openalex.org/W4240046008"],"related_works":["https://openalex.org/W2374902472","https://openalex.org/W2224540060","https://openalex.org/W2482815832","https://openalex.org/W2170132667","https://openalex.org/W2326041751","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611","https://openalex.org/W2166282436","https://openalex.org/W1999755551"],"abstract_inverted_index":{"Processor-based":[0],"solutions":[1],"are":[2,29,164],"getting":[3],"increasingly":[4],"popular":[5],"over":[6],"dedicated":[7],"logic/accelerators":[8],"among":[9],"embedded":[10],"system":[11],"designers":[12],"due":[13],"to":[14,47,55,63,168],"their":[15],"flexibility":[16,122],"and":[17,24,34,43,53,67,92,106,121],"programmability.":[18],"The":[19,150],"drawbacks":[20],"-":[21,28,40,45,86,95],"weaker":[22],"performance":[23,66],"higher":[25],"power":[26],"consumption":[27],"usually":[30],"compensated":[31],"with":[32,96,125],"multicore":[33,72],"application-specific":[35],"technologies.":[36],"Unfortunately,":[37],"these":[38],"optimizations":[39],"exploiting":[41],"parallelism":[42],"heterogeneity":[44],"lead":[46],"direction":[48],"that":[49],"makes":[50],"programming":[51],"difficult":[52],"result":[54],"less":[56],"flexible":[57],"designs.":[58],"REPLICA":[59,147],"is":[60,110,123,171],"VTT's":[61],"effort":[62],"solve":[64],"the":[65,81,129,146,154,159,162],"programmability":[68],"problems":[69],"of":[70,83,100,117,128,145,153,161],"current":[71,169],"processors":[73],"without":[74],"tampering":[75],"flexibility.":[76],"For":[77],"performance,":[78],"it":[79],"addresses":[80],"essence":[82],"parallel":[84,119],"computing":[85],"cost-efficient":[87],"synchronization,":[88],"high":[89],"intercommunication":[90],"bandwidth":[91],"latency":[93],"toleration":[94],"a":[97,141],"new":[98],"collection":[99],"architectural":[101],"techniques:":[102],"multithreading,":[103],"sparse/multimesh":[104],"network-on-chip":[105],"wave-based":[107],"synchronization.":[108],"Programmability":[109],"made":[111],"simple":[112],"by":[113],"supporting":[114],"efficient":[115],"execution":[116],"synchronous":[118],"algorithms":[120],"provided":[124],"parametric":[126],"nature":[127],"architecture":[130,155],"allowing":[131],"for":[132],"highly":[133],"different":[134],"configurations.":[135],"In":[136],"this":[137],"paper":[138],"we":[139],"introduce":[140],"2048-threaded":[142],"16-core":[143],"prototype":[144,163],"chip":[148],"multiprocessor.":[149],"main":[151],"principles":[152],"as":[156,158],"well":[157],"structure":[160],"explained.":[165],"Preliminary":[166],"comparison":[167],"alternatives":[170],"given.":[172]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}