{"id":"https://openalex.org/W2023139888","doi":"https://doi.org/10.1109/acssc.2014.7094701","title":"Dataflow toolset for soft-core processors on FPGA for image processing applications","display_name":"Dataflow toolset for soft-core processors on FPGA for image processing applications","publication_year":2014,"publication_date":"2014-11-01","ids":{"openalex":"https://openalex.org/W2023139888","doi":"https://doi.org/10.1109/acssc.2014.7094701","mag":"2023139888"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2014.7094701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094701","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060563341","display_name":"Burak Bardak","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Burak Bardak","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085167798","display_name":"Fahad Siddiqui","orcid":"https://orcid.org/0000-0002-4334-9478"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Fahad Manzoor Siddiqui","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081647872","display_name":"Colm Kelly","orcid":null},"institutions":[{"id":"https://openalex.org/I4210093062","display_name":"Thales (United Kingdom)","ror":"https://ror.org/00r8j9489","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210093062","https://openalex.org/I4210140930"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Colm Kelly","raw_affiliation_strings":["Thales, Belfast, Northern Ireland, UK","Institute of Electronics, Communications and Information Technology (ECIT), Thales, Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Thales, Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I4210093062"]},{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Thales, Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I4210093062"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Roger Woods","raw_affiliation_strings":["Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics Communications and Information Technology (ECIT), Queen's University Belfast, Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Institute of Electronics, Communications and Information Technology (ECIT), Queen's University Belfast Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5060563341"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.4183,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52115344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"3","issue":null,"first_page":"1445","last_page":"1449"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8836516737937927},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7006746530532837},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6781255006790161},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5899498462677002},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.505275547504425},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4935849905014038},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4935251474380493},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4842788577079773},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4634985625743866},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4467945396900177},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34959518909454346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3456607162952423},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16676494479179382},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12457633018493652}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8836516737937927},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7006746530532837},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6781255006790161},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5899498462677002},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.505275547504425},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4935849905014038},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4935251474380493},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4842788577079773},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4634985625743866},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4467945396900177},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34959518909454346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3456607162952423},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16676494479179382},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12457633018493652},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2014.7094701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2014.7094701","pdf_url":null,"source":{"id":"https://openalex.org/S4363608593","display_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 48th Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/5cb37d11-26fe-413d-ae5e-c6145f19e214","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/5cb37d11-26fe-413d-ae5e-c6145f19e214","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bardak , B , Siddiqui , F M , Kelly , C & Woods , R 2014 , Dataflow toolset for soft-core processors on FPGA for image processing applications . in 2014 48th Asilomar Conference on Signals, Systems and Computers. Proceedings . , 7094701 , Institute of Electrical and Electronics Engineers Inc. , pp. 1445-1449 , 48th IEEE Asilomar conference on Signal, Systems and Computers , United States , 02/11/2014 . https://doi.org/10.1109/ACSSC.2014.7094701","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8018675113","display_name":null,"funder_award_id":"EP/K009583/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320311518","display_name":"Heriot-Watt University","ror":"https://ror.org/04mghma93"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1915513928","https://openalex.org/W1972535453","https://openalex.org/W1987163471","https://openalex.org/W2017626143","https://openalex.org/W2026908439","https://openalex.org/W2033178848","https://openalex.org/W2063910796","https://openalex.org/W2114194010","https://openalex.org/W2130425801","https://openalex.org/W2161969291","https://openalex.org/W2163841853"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W3167919718","https://openalex.org/W4251718783","https://openalex.org/W2171015181","https://openalex.org/W4239447582","https://openalex.org/W1484403103","https://openalex.org/W2999668243","https://openalex.org/W1996306926"],"abstract_inverted_index":{"With":[0],"security":[1],"and":[2,17,70,135,155,176],"surveillance,":[3],"there":[4],"is":[5,150],"an":[6,131],"increasing":[7],"need":[8],"to":[9,12,65,71,139,151,160],"be":[10,102],"able":[11],"process":[13],"image":[14,132],"data":[15,26,156],"efficiently":[16],"effectively":[18],"either":[19],"at":[20],"source":[21],"or":[22,67],"in":[23,59,104,158],"a":[24,37,56,92,111,126,166],"large":[25],"networks.":[27],"Whilst":[28],"Field":[29],"Programmable":[30],"Gate":[31],"Arrays":[32],"have":[33],"been":[34],"seen":[35],"as":[36,125,165],"key":[38],"technology":[39],"for":[40,115,129],"enabling":[41],"this,":[42],"they":[43],"typically":[44],"use":[45],"high":[46],"level":[47],"and/or":[48],"hardware":[49],"description":[50],"language":[51],"synthesis":[52],"approaches;":[53],"this":[54,86],"provides":[55],"major":[57],"disadvantage":[58],"terms":[60],"of":[61,81,95],"the":[62,78,108,121,153,162,172],"time":[63],"needed":[64],"design":[66,112,173],"program":[68],"them":[69],"verify":[72],"correct":[73],"operation;":[74],"it":[75],"considerably":[76],"reduces":[77],"programmability":[79],"capability":[80],"any":[82],"technique":[83],"based":[84],"on":[85,145],"technology.":[87],"The":[88,147],"work":[89],"here":[90],"proposes":[91,110],"different":[93],"approach":[94],"using":[96],"optimised":[97],"soft-core":[98,143],"processors":[99,118,144],"which":[100],"can":[101],"programmed":[103],"software.":[105],"In":[106],"particular,":[107],"paper":[109],"tool":[113],"chain":[114],"programming":[116],"such":[117,181],"that":[119],"uses":[120],"CAL":[122],"Actor":[123],"Language":[124],"starting":[127],"point":[128],"describing":[130],"processing":[133],"algorithm":[134],"targets":[136],"its":[137],"implementation":[138,169],"these":[140],"custom":[141],"designed,":[142],"FPGA.":[146],"main":[148],"purpose":[149],"exploit":[152],"task":[154],"parallelism":[157,164],"order":[159],"achieve":[161],"same":[163],"previous":[167],"HDL":[168],"but":[170],"avoiding":[171],"time,":[174],"verification":[175],"debugging":[177],"steps":[178],"associated":[179],"with":[180],"approaches.":[182]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}