{"id":"https://openalex.org/W2082865444","doi":"https://doi.org/10.1109/acssc.2013.6810611","title":"Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications","display_name":"Multi-clock domain optimization for reconfigurable architectures in high-level dataflow applications","publication_year":2013,"publication_date":"2013-11-01","ids":{"openalex":"https://openalex.org/W2082865444","doi":"https://doi.org/10.1109/acssc.2013.6810611","mag":"2082865444"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2013.6810611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2013.6810611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/189723","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082435891","display_name":"Simone Casale Brunet","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"S. Casale Brunet","raw_affiliation_strings":["EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033404153","display_name":"Endri Bezati","orcid":"https://orcid.org/0000-0003-3446-9838"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"E. Bezati","raw_affiliation_strings":["EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109723665","display_name":"C. Alberti","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"C. Alberti","raw_affiliation_strings":["EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"M. Mattavelli","raw_affiliation_strings":["EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EPFL SCI-STI-MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[EPFL SCI STI MM, \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne, Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046316138","display_name":"E. Amaldi","orcid":"https://orcid.org/0000-0002-3553-2571"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Amaldi","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","Dipartimento di Elettronica e Informazione , Politecnico di Milano, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione , Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065449878","display_name":"J\u00f6rn W. Janneck","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"J. W. Janneck","raw_affiliation_strings":["Department of Computer Science, Lund University, Sweden","[Department of Computer Science, Lund University, Sweden]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"[Department of Computer Science, Lund University, Sweden]","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1793,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.40594855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1796","last_page":"1800"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8495847582817078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7978410720825195},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.691419243812561},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6729127764701843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5582632422447205},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5569154620170593},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5542447566986084},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5163896679878235},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5089645385742188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4759540259838104},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.46860989928245544},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4222880005836487},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.42090314626693726},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1421128213405609},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09191298484802246},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08735734224319458}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8495847582817078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7978410720825195},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.691419243812561},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6729127764701843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5582632422447205},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5569154620170593},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5542447566986084},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5163896679878235},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5089645385742188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4759540259838104},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.46860989928245544},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4222880005836487},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.42090314626693726},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1421128213405609},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09191298484802246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08735734224319458},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/acssc.2013.6810611","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2013.6810611","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:189723","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/189723","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},{"id":"pmh:oai:re.public.polimi.it:11311/868357","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/868357","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:189723","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/189723","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1538214387","https://openalex.org/W1597755753","https://openalex.org/W1726791785","https://openalex.org/W1860183717","https://openalex.org/W1965748010","https://openalex.org/W1976377677","https://openalex.org/W2013197471","https://openalex.org/W2013878293","https://openalex.org/W2033178848","https://openalex.org/W2046026558","https://openalex.org/W2120431055","https://openalex.org/W2126770847","https://openalex.org/W2127044011","https://openalex.org/W2132457452","https://openalex.org/W2141378131","https://openalex.org/W2155883556","https://openalex.org/W4254596596","https://openalex.org/W6637583060"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2040807843","https://openalex.org/W4249038728","https://openalex.org/W1999924508","https://openalex.org/W3006003651","https://openalex.org/W2117814846","https://openalex.org/W2384600254","https://openalex.org/W2136047350"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,12,63,83,105],"new":[4],"design":[5],"methodology":[6],"to":[7,20],"partition":[8],"streaming":[9],"applications":[10],"onto":[11],"multi":[13],"clock":[14,34,54,64],"domain":[15],"architecture.":[16],"The":[17,43],"objective":[18],"is":[19],"save":[21],"power":[22],"by":[23],"running":[24],"different":[25,67],"parts":[26],"of":[27,53,60,78,82],"the":[28,31,40,47,74,79],"application":[29,48],"at":[30],"lowest":[32],"possible":[33],"frequency":[35],"that":[36],"will":[37],"not":[38],"violate":[39],"throughput":[41],"requirements.":[42],"solution":[44],"involves":[45],"partitioning":[46],"into":[49],"an":[50,94,98],"appropriate":[51],"number":[52],"domains,":[55],"and":[56,76,87],"then":[57],"assigning":[58],"each":[59],"those":[61],"domains":[62],"frequency.":[65],"Two":[66],"approaches":[68],"are":[69,91],"illustrated,":[70],"both":[71],"based":[72],"on":[73],"post-processing":[75],"analysis":[77],"causation":[80],"trace":[81],"dataflow":[84],"program.":[85],"Methodology":[86],"initial":[88],"experimental":[89],"results":[90],"demonstrated":[92],"in":[93,104],"at-size":[95],"scenario":[96],"using":[97],"MPEG-4":[99],"Simple":[100],"Profile":[101],"decoder":[102],"implemented":[103],"FPGA":[106],"platform.":[107]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}