{"id":"https://openalex.org/W2543886030","doi":"https://doi.org/10.1109/acssc.2012.6489268","title":"Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving","display_name":"Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2543886030","doi":"https://doi.org/10.1109/acssc.2012.6489268","mag":"2543886030"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2012.6489268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2012.6489268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028297120","display_name":"G.C. Cardarilli","orcid":"https://orcid.org/0000-0002-7444-876X"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G.C. Cardarilli","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063300969","display_name":"Luca Di Nunzio","orcid":"https://orcid.org/0000-0002-4312-7939"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Di Nunzio","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048482308","display_name":"Rocco Fazzolari","orcid":"https://orcid.org/0000-0002-7383-2663"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Fazzolari","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000963583","display_name":"M. Re","orcid":"https://orcid.org/0000-0001-9046-1318"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Re","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Via del Politecnico 1, 00133, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035657440","display_name":"Ruby B. Lee","orcid":"https://orcid.org/0000-0001-9497-0777"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ruby B. Lee","raw_affiliation_strings":["Department of Electrical Engineering, Princeton University, NJ 08544 USA","Department of Electrical Engineering, Princeton University, Princeton, NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, NJ 08544 USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Department of Electrical Engineering, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.22497123,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1457","last_page":"1459"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7713578939437866},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7230985164642334},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5975996255874634},{"id":"https://openalex.org/keywords/nios-ii","display_name":"Nios II","score":0.5804700255393982},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5093621015548706},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4909971058368683},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.48770007491111755},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46435192227363586},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.42777764797210693},{"id":"https://openalex.org/keywords/butterfly","display_name":"Butterfly","score":0.42387065291404724},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.39721935987472534},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3748242259025574},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14948809146881104}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7713578939437866},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7230985164642334},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5975996255874634},{"id":"https://openalex.org/C2781190120","wikidata":"https://www.wikidata.org/wiki/Q438281","display_name":"Nios II","level":3,"score":0.5804700255393982},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5093621015548706},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4909971058368683},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.48770007491111755},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46435192227363586},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.42777764797210693},{"id":"https://openalex.org/C2778605236","wikidata":"https://www.wikidata.org/wiki/Q1018085","display_name":"Butterfly","level":2,"score":0.42387065291404724},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.39721935987472534},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3748242259025574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14948809146881104},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2012.6489268","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2012.6489268","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},{"id":"pmh:oai:art.torvergata.it:2108/104292","is_oa":false,"landing_page_url":"http://hdl.handle.net/2108/104292","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1967767709","https://openalex.org/W2075000713","https://openalex.org/W2098129944","https://openalex.org/W2133032731","https://openalex.org/W2156563171","https://openalex.org/W2164939754","https://openalex.org/W2539470299","https://openalex.org/W2547788737","https://openalex.org/W4252466729"],"related_works":["https://openalex.org/W2390313118","https://openalex.org/W2348913739","https://openalex.org/W3015372806","https://openalex.org/W2946438354","https://openalex.org/W2027238833","https://openalex.org/W2568055373","https://openalex.org/W2350474477","https://openalex.org/W2519348300","https://openalex.org/W2206417945","https://openalex.org/W2146046101"],"abstract_inverted_index":{"Many":[0],"software":[1],"functions":[2],"are":[3,19],"not":[4],"efficiently":[5],"executed":[6],"by":[7,38],"standard":[8,43],"microprocessors.":[9],"This":[10,46],"happens":[11],"when":[12],"the":[13,26,53],"operation":[14],"granularity":[15],"and":[16,33,74],"data":[17],"wordlength":[18],"different":[20],"with":[21],"respect":[22],"to":[23],"those":[24],"of":[25,55],"microprocessor's":[27],"architecture.":[28],"Important":[29],"improvements":[30],"in":[31,42,62],"speed":[32],"power":[34,75],"can":[35],"be":[36],"obtained":[37],"integrating":[39],"hardware":[40],"accelerators":[41],"microprocessor":[44],"architectures.":[45],"work,":[47],"based":[48],"on":[49],"[1],":[50],"shows":[51],"that":[52],"integration":[54],"a":[56],"Bit":[57],"Manipulation":[58],"Unit":[59],"(BMU)":[60],"[2]":[61],"an":[63],"Altera":[64],"NIOS-2":[65],"soft":[66],"processor":[67],"architecture":[68],"[3]":[69],"allows":[70],"very":[71],"interesting":[72],"speed-up":[73],"saving":[76],"factors.":[77]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":2}],"updated_date":"2026-08-12T21:12:35.861297","created_date":"2025-10-10T00:00:00"}