{"id":"https://openalex.org/W2545982595","doi":"https://doi.org/10.1109/acssc.2012.6489082","title":"Is there a smarter way to use 100 billion transistors?","display_name":"Is there a smarter way to use 100 billion transistors?","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2545982595","doi":"https://doi.org/10.1109/acssc.2012.6489082","mag":"2545982595"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2012.6489082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2012.6489082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038645997","display_name":"Francis Li","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Francis Li","raw_affiliation_strings":["CHiPTec, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CHiPTec, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037474094","display_name":"Muhammad Usman Khan","orcid":"https://orcid.org/0000-0003-1900-8136"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Muhammad Usman Khan","raw_affiliation_strings":["CHiPTec, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CHiPTec, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014206966","display_name":"M.J. Liebelt","orcid":"https://orcid.org/0000-0001-6610-2876"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Michael Liebelt","raw_affiliation_strings":["CHiPTec, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CHiPTec, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052017179","display_name":"Brian W.\u2010H. Ng","orcid":"https://orcid.org/0000-0002-8316-4996"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Brian Ng","raw_affiliation_strings":["CHiPTec, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CHiPTec, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073440359","display_name":"Braden J. Phillips","orcid":"https://orcid.org/0000-0001-8288-4791"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Braden Phillips","raw_affiliation_strings":["CHiPTec, University of Adelaide, Adelaide, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CHiPTec, University of Adelaide, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.28338909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1001","issue":null,"first_page":"619","last_page":"620"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.780463695526123},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7614021301269531},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6207134127616882},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.5886457562446594},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5211356282234192},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5124438405036926},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5060362219810486},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.4974201023578644},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4806036651134491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36444616317749023},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.343213826417923},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1988435983657837},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1734466254711151},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15550029277801514},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1514420509338379},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13464584946632385}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.780463695526123},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7614021301269531},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6207134127616882},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.5886457562446594},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5211356282234192},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5124438405036926},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5060362219810486},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.4974201023578644},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4806036651134491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36444616317749023},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.343213826417923},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1988435983657837},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1734466254711151},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15550029277801514},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1514420509338379},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13464584946632385},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2012.6489082","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2012.6489082","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Conference Record of the Forty Sixth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},{"id":"pmh:oai:digital.library.adelaide.edu.au:2440/77008","is_oa":false,"landing_page_url":"http://hdl.handle.net/2440/77008","pdf_url":null,"source":{"id":"https://openalex.org/S4306401835","display_name":"Adelaide Research & Scholarship (AR&S) (University of Adelaide)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5681781","host_organization_name":"The University of Adelaide","host_organization_lineage":["https://openalex.org/I5681781"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dx.doi.org/10.1109/acssc.2012.6489082","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W111620888","https://openalex.org/W419646410","https://openalex.org/W1928882148","https://openalex.org/W2130831432","https://openalex.org/W2132453167","https://openalex.org/W2611033221","https://openalex.org/W6737715696"],"related_works":["https://openalex.org/W1970433854","https://openalex.org/W2023867642","https://openalex.org/W1905852083","https://openalex.org/W575709247","https://openalex.org/W113996306","https://openalex.org/W81589881","https://openalex.org/W2028391080","https://openalex.org/W2165956738","https://openalex.org/W3023876411","https://openalex.org/W123152114"],"abstract_inverted_index":{"Within":[0],"the":[1,26],"next":[2],"decade":[3],"it":[4],"will":[5],"be":[6,22],"possible":[7],"to":[8,21,63,70],"build":[9],"chip":[10],"multiprocessors":[11],"with":[12],"thousands":[13,84],"of":[14,28,42,47,85],"cores.":[15],"We":[16],"can":[17],"expect":[18],"such":[19],"devices":[20],"exceptionally":[23],"good":[24,35],"at":[25],"kinds":[27],"problems":[29,82],"massively":[30],"parallel":[31],"computers":[32],"are":[33,54],"already":[34],"at.":[36],"That":[37],"leaves":[38],"a":[39,89],"large":[40],"class":[41],"interesting":[43],"problems,":[44],"especially":[45],"those":[46],"artificial":[48,80],"intelligence,":[49],"for":[50,79],"which":[51],"multi-core":[52],"processors":[53],"less":[55],"well":[56],"suited.":[57],"Are":[58],"there":[59],"alternative":[60],"architectures,":[61],"scalable":[62],"100":[64],"billion":[65],"transistors":[66],"and":[67,73,76],"beyond,":[68],"tolerant":[69],"device":[71],"faults":[72],"process":[74],"variations,":[75],"more":[77],"appropriate":[78],"intelligence":[81],"than":[83],"cores":[86],"connected":[87],"by":[88],"network":[90],"on":[91],"chip?":[92]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}