{"id":"https://openalex.org/W2539601945","doi":"https://doi.org/10.1109/acssc.2011.6190276","title":"A programmable analogue and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes","display_name":"A programmable analogue and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2539601945","doi":"https://doi.org/10.1109/acssc.2011.6190276","mag":"2539601945"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2011.6190276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056241158","display_name":"Martin A. Trefzer","orcid":"https://orcid.org/0000-0002-6196-6832"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin A. Trefzer","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017600718","display_name":"James Alfred Walker","orcid":"https://orcid.org/0000-0003-2174-7173"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"James A. Walker","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048789717","display_name":"Andy M. Tyrrell","orcid":"https://orcid.org/0000-0002-8533-2404"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Andy M. Tyrrell","raw_affiliation_strings":["Department of Electronics, University of York, York, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics, University of York, York, UK","institution_ids":["https://openalex.org/I52099693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1537","last_page":"1541"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8036872148513794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.644293487071991},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5911784768104553},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5424699187278748},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5328747630119324},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.489215612411499},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46885237097740173},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4686875641345978},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4415857791900635},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.43347156047821045},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4227033853530884},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42201584577560425},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40400445461273193},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2548806369304657},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20468106865882874},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12010905146598816}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8036872148513794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.644293487071991},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5911784768104553},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5424699187278748},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5328747630119324},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.489215612411499},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46885237097740173},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4686875641345978},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4415857791900635},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.43347156047821045},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4227033853530884},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42201584577560425},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40400445461273193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2548806369304657},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20468106865882874},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12010905146598816}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2011.6190276","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190276","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.49000000953674316}],"awards":[{"id":"https://openalex.org/G439553668","display_name":null,"funder_award_id":"EP/I005838/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W147124513","https://openalex.org/W166048442","https://openalex.org/W1756528347","https://openalex.org/W2003495098","https://openalex.org/W2025516544","https://openalex.org/W2032442356","https://openalex.org/W2117648153","https://openalex.org/W2135047781","https://openalex.org/W2139341949","https://openalex.org/W2164579849","https://openalex.org/W2164951071","https://openalex.org/W2168432482","https://openalex.org/W2169474033","https://openalex.org/W3203992401"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2466591189","https://openalex.org/W3105918491","https://openalex.org/W2154814801","https://openalex.org/W2376859467","https://openalex.org/W1972395546","https://openalex.org/W2038293309","https://openalex.org/W2017736121","https://openalex.org/W3163714531","https://openalex.org/W4309935840"],"abstract_inverted_index":{"Field":[0],"programmable":[1,78],"gate":[2],"arrays":[3],"(FPGAs)":[4],"are":[5,23],"widely":[6],"used":[7],"in":[8,33,70],"applications":[9],"where":[10],"on-line":[11],"reconfigurable":[12],"signal":[13],"processing":[14],"is":[15],"required.":[16],"Speed":[17],"and":[18,65,80],"function":[19],"density":[20],"of":[21,51,67,98,106],"FPGAs":[22],"increasing":[24],"when":[25],"shrinking":[26],"transistor":[27],"sizes":[28],"to":[29,35,41,49],"the":[30,77,99],"nano-scale.":[31],"Unfortunately,":[32],"order":[34],"reliably":[36],"create":[37],"electronic":[38],"designs":[39],"according":[40],"specification":[42],"time-consuming":[43],"statistical":[44],"simulations":[45],"become":[46],"necessary":[47],"due":[48],"effects":[50],"intrinsic":[52],"variability.":[53],"This":[54],"paper":[55],"describes":[56],"an":[57],"adaptive,":[58],"evolvable":[59],"architecture":[60,84],"that":[61],"allows":[62],"for":[63,91],"correction":[64],"optimisation":[66],"circuits":[68],"directly":[69],"hardware":[71],"using":[72],"bio-inspired":[73],"techniques.":[74],"Like":[75],"FPGAs,":[76],"analogue":[79,101],"digital":[81,88],"array":[82],"(PAnDA)":[83],"introduced":[85],"provides":[86],"a":[87],"configuration":[89,96],"layer":[90,102],"circuit":[92,107],"design.":[93],"Accessing":[94],"additional":[95],"options":[97],"underlying":[100],"enables":[103],"continuous":[104],"adjustment":[105],"characteristics.":[108]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}