{"id":"https://openalex.org/W2033567836","doi":"https://doi.org/10.1109/acssc.2011.6190142","title":"Time and Power optimizations in FPGA-based architectures for polyphase channelizers","display_name":"Time and Power optimizations in FPGA-based architectures for polyphase channelizers","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2033567836","doi":"https://doi.org/10.1109/acssc.2011.6190142","mag":"2033567836"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2011.6190142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010077933","display_name":"Mehmood Awan","orcid":null},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Mehmood Awan","raw_affiliation_strings":["Aalborg University, Denmark","Aalborg Univ., , Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aalborg University, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Aalborg Univ., , Denmark","institution_ids":["https://openalex.org/I891191580"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101893887","display_name":"J. S. Harris","orcid":"https://orcid.org/0000-0002-0857-6931"},"institutions":[{"id":"https://openalex.org/I26538001","display_name":"San Diego State University","ror":"https://ror.org/0264fdx42","country_code":"US","type":"education","lineage":["https://openalex.org/I26538001"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fred Harris","raw_affiliation_strings":["San Diego State University","San Diego State University USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"San Diego State University","institution_ids":["https://openalex.org/I26538001"]},{"raw_affiliation_string":"San Diego State University USA","institution_ids":["https://openalex.org/I26538001"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090047862","display_name":"Peter Koch","orcid":"https://orcid.org/0000-0002-5328-7127"},"institutions":[{"id":"https://openalex.org/I891191580","display_name":"Aalborg University","ror":"https://ror.org/04m5j1k67","country_code":"DK","type":"education","lineage":["https://openalex.org/I891191580"]}],"countries":["DK"],"is_corresponding":false,"raw_author_name":"Peter Koch","raw_affiliation_strings":["Aalborg University, Denmark","Aalborg Univ., , Denmark"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aalborg University, Denmark","institution_ids":["https://openalex.org/I891191580"]},{"raw_affiliation_string":"Aalborg Univ., , Denmark","institution_ids":["https://openalex.org/I891191580"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5564,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58957518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"914","last_page":"918"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/polyphase-system","display_name":"Polyphase system","score":0.9852513074874878},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7726534605026245},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6607476472854614},{"id":"https://openalex.org/keywords/filter-bank","display_name":"Filter bank","score":0.5522286891937256},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5172567963600159},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5012822151184082},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44852086901664734},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.43367108702659607},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4115186929702759},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38518810272216797},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3769337236881256},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.37268245220184326},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3534182012081146},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16963651776313782},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16134408116340637},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11382737755775452}],"concepts":[{"id":"https://openalex.org/C96157337","wikidata":"https://www.wikidata.org/wiki/Q391639","display_name":"Polyphase system","level":2,"score":0.9852513074874878},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7726534605026245},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6607476472854614},{"id":"https://openalex.org/C100515483","wikidata":"https://www.wikidata.org/wiki/Q3268235","display_name":"Filter bank","level":3,"score":0.5522286891937256},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5172567963600159},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5012822151184082},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44852086901664734},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.43367108702659607},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4115186929702759},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38518810272216797},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3769337236881256},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.37268245220184326},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3534182012081146},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16963651776313782},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16134408116340637},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11382737755775452},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2011.6190142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:publications/2842a7c3-78c6-4987-84b5-cbf7c8a6cd7c","is_oa":false,"landing_page_url":"https://vbn.aau.dk/da/publications/2842a7c3-78c6-4987-84b5-cbf7c8a6cd7c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401731","display_name":"VBN Forskningsportal (Aalborg Universitet)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I891191580","host_organization_name":"Aalborg University","host_organization_lineage":["https://openalex.org/I891191580"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Awan, M-U-R, Harris, F & Koch, P 2012, Time and Power Optimizations in FPGA-Based Architectures for Polyphase Channelizers. in Signals, Systems and Computers (ASILOMAR), 2011 Conference Record of the Forty Fifth Asilomar Conference on. Asilomar Conference on Signals, Systems and Computers. Conference Record, pp. 914-918, 45th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, United States, 06/11/2011. https://doi.org/10.1109/ACSSC.2011.6190142","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.41999998688697815,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2017369466","https://openalex.org/W2118565893","https://openalex.org/W2542709592"],"related_works":["https://openalex.org/W2159772323","https://openalex.org/W2084441690","https://openalex.org/W3119395483","https://openalex.org/W1606981643","https://openalex.org/W2537414839","https://openalex.org/W2052028629","https://openalex.org/W1980778204","https://openalex.org/W2199954716","https://openalex.org/W2085219086","https://openalex.org/W4231678179"],"abstract_inverted_index":{"This":[0,34],"paper":[1],"presents":[2],"the":[3,60,67,71,85,93,97,113,126,138,147,151,163],"time":[4,83,95,157],"and":[5,45,117,158,166,172,176,178,191,194,197],"power":[6,159],"optimization":[7],"considerations":[8],"for":[9,17,42,46,162],"Field":[10],"Programmable":[11],"Gate":[12],"Array":[13],"(FPGA)":[14],"based":[15],"architectures":[16],"a":[18,80,108,130,184],"polyphase":[19,32,55,73,99,168],"filter":[20,29,56],"bank":[21,57],"channelizer":[22],"with":[23,75,101],"an":[24,47,51],"embedded":[25],"square":[26],"root":[27],"shaping":[28,44],"in":[30],"its":[31],"engine.":[33],"configuration":[35],"performs":[36],"two":[37],"different":[38],"re-sampling":[39],"tasks":[40],"required":[41],"spectral":[43],"M-channel":[48],"channelizer.":[49],"In":[50,89,123],"under-decimated":[52],"(non-maximally":[53],"decimated)":[54],"scenario,":[58],"where":[59],"number":[61,68],"of":[62,69,183,200],"data-loads":[63],"is":[64,142],"less":[65],"than":[66,84,112],"sub-filters,":[70],"serial":[72,98],"structure":[74,100,161],"parallel":[76,102],"MAC":[77,103],"approach":[78],"requires":[79],"larger":[81],"processing":[82,149],"corresponding":[86],"data-load":[87,152],"time.":[88,153],"order":[90],"to":[91,105,125],"meet":[92],"output":[94],"constraint,":[96],"has":[104],"run":[106],"at":[107,136,189],"higher":[109],"clock":[110],"rate":[111,116,141],"data":[114,140],"input":[115,139],"hence":[118],"potentially":[119],"consumes":[120],"high":[121],"power.":[122],"contrast":[124],"Load-Process":[127],"Architecture":[128,132],"(LPA),":[129],"Run-time":[131],"(RA)":[133],"operating":[134,188],"only":[135],"twice":[137],"presented":[143,164],"which":[144],"efficiently":[145],"schedules":[146],"sub-filter's":[148],"within":[150],"The":[154],"RA":[155],"offers":[156],"efficient":[160],"up-":[165],"down-sample":[167],"filters":[169],"utilizing":[170],"9%":[171],"11%":[173],"slice":[174,180],"LUTs":[175],"10%":[177],"13%":[179],"register":[181],"resources":[182],"Xilinx":[185],"Virtex-5":[186],"FPGA,":[187],"400":[190],"480":[192],"MHz,":[193],"consuming":[195],"1.9":[196],"2.6":[198],"Watts":[199],"dynamic":[201],"power,":[202],"respectively.":[203]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-08-14T07:06:38.338062","created_date":"2025-10-10T00:00:00"}