{"id":"https://openalex.org/W2067206731","doi":"https://doi.org/10.1109/acssc.2011.6190137","title":"Architecture exploration, development and teaching platform for Orthogonal Frequency Division Multiplexing (OFDM) systems","display_name":"Architecture exploration, development and teaching platform for Orthogonal Frequency Division Multiplexing (OFDM) systems","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2067206731","doi":"https://doi.org/10.1109/acssc.2011.6190137","mag":"2067206731"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2011.6190137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082445748","display_name":"Antonio F. Mondrag\u00f3n-Torres","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Antonio F Mondragon-Torres","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA","Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083324761","display_name":"Mahesh Nandan Kommi","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahesh Nandan Kommi","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA","Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076679970","display_name":"Tamoghna Battacharya","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tamoghna Battacharya","raw_affiliation_strings":["Rochester Institute of Technology, Rochester, NY, USA","Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, Rochester, NY, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Rochester Institute of Technology, 78 Lomb Memorial Dr, NY, 14623 USA","institution_ids":["https://openalex.org/I155173764"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I155173764"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.18890895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"889","last_page":"893"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11851","display_name":"Electromagnetic Compatibility and Measurements","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8108192682266235},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388015985488892},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.6010043621063232},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5858519673347473},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5596541166305542},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5506477355957031},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5395426750183105},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.5123830437660217},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5071110725402832},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44310712814331055},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44238242506980896},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.42924970388412476},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3802560567855835}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8108192682266235},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388015985488892},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.6010043621063232},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5858519673347473},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5596541166305542},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5506477355957031},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5395426750183105},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.5123830437660217},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5071110725402832},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44310712814331055},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44238242506980896},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.42924970388412476},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3802560567855835},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2011.6190137","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190137","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W161175043","https://openalex.org/W166049059","https://openalex.org/W262820864","https://openalex.org/W346331273","https://openalex.org/W1501224742","https://openalex.org/W1525552993","https://openalex.org/W2117366499","https://openalex.org/W4205533812","https://openalex.org/W4252949128"],"related_works":["https://openalex.org/W3002976045","https://openalex.org/W4247178515","https://openalex.org/W2097236935","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2101472307","https://openalex.org/W4360994686","https://openalex.org/W81273663","https://openalex.org/W4318256778"],"abstract_inverted_index":{"The":[0,41,137],"objective":[1],"of":[2,50,117,142],"the":[3,32,46,55,86,115,120,125,140,143],"presented":[4],"work":[5],"is":[6,122,127],"to":[7,28,53,60,63,101,105,165,181],"have":[8],"a":[9,76,92,110,146],"complete":[10],"system":[11],"level":[12,78],"Orthogonal":[13],"Frequency":[14],"Division":[15],"Multiplexing":[16],"development":[17],"platform":[18,42,138],"where":[19,124],"students":[20],"both":[21],"undergraduate":[22],"and":[23,30,48,83,179],"graduate":[24],"can":[25,88,157],"use":[26,141],"it":[27],"explore":[29],"identify":[31],"different":[33],"processing":[34],"blocks":[35],"available":[36],"on":[37,130],"modern":[38],"communications":[39],"systems.":[40],"will":[43],"allow":[44],"monitoring":[45],"inputs":[47],"outputs":[49],"every":[51],"block":[52,66,87,126],"observe":[54],"signals":[56],"as":[57,59,81,145],"well":[58],"be":[61,73,89,158],"able":[62],"substitute":[64],"each":[65],"by":[67,91,109],"their":[68],"own":[69],"implementation.":[70,112],"This":[71],"could":[72],"done":[74],"using":[75],"high":[77],"language":[79],"such":[80,97,160],"Matlab/Simulink":[82],"C/C++,":[84],"or":[85,107,149],"substituted":[90],"Hardware":[93,118],"Description":[94],"Language":[95],"(HDL)":[96],"as:":[98,161],"automatic":[99,103],"Simulink":[100],"HDL,":[102],"C/C++":[104],"HDL":[106,111],"directly":[108],"In":[113],"addition,":[114],"concept":[116],"in":[119,153],"loop":[121],"introduced":[123],"actually":[128],"run":[129],"field":[131],"programmable":[132],"gate":[133],"array":[134],"(FPGA)":[135],"hardware.":[136],"allows":[139],"FPGA":[144],"hardware":[147,155,169],"accelerator":[148],"coprocessor.":[150],"Different":[151],"tradeoffs":[152],"algorithm":[154],"implementations":[156],"explored":[159],"signal":[162,180],"throughput,":[163],"floating":[164],"fixed":[166],"point":[167],"conversion,":[168],"resources,":[170],"silicon":[171],"area":[172],"estimates,":[173],"power":[174],"consumption,":[175],"maximum":[176],"operating":[177],"frequency,":[178],"quantization":[182],"noise":[183],"ratio.":[184]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}