{"id":"https://openalex.org/W2548768592","doi":"https://doi.org/10.1109/acssc.2011.6190108","title":"Operation set customization in retargetable compilers","display_name":"Operation set customization in retargetable compilers","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2548768592","doi":"https://doi.org/10.1109/acssc.2011.6190108","mag":"2548768592"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2011.6190108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083601388","display_name":"Heikki Kultala","orcid":"https://orcid.org/0000-0002-1845-2924"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Heikki Kultala","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka Jaaskelainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo Takala","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210133110"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"761","last_page":"765"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.9051898717880249},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8665515184402466},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.720142662525177},{"id":"https://openalex.org/keywords/personalization","display_name":"Personalization","score":0.6311590671539307},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6112172603607178},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5693392157554626},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4979870319366455},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.4786711633205414},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4753429889678955},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.45207077264785767},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4284172058105469},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4154791533946991},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3905843496322632},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2383650541305542},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.09489884972572327}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.9051898717880249},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8665515184402466},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.720142662525177},{"id":"https://openalex.org/C183003079","wikidata":"https://www.wikidata.org/wiki/Q1000371","display_name":"Personalization","level":2,"score":0.6311590671539307},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6112172603607178},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5693392157554626},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4979870319366455},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.4786711633205414},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4753429889678955},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.45207077264785767},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4284172058105469},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4154791533946991},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3905843496322632},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2383650541305542},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.09489884972572327},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acssc.2011.6190108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6190108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W2057807751","https://openalex.org/W2070211153","https://openalex.org/W2090846952","https://openalex.org/W2112537029","https://openalex.org/W2129075596","https://openalex.org/W2139600911","https://openalex.org/W2146552289","https://openalex.org/W2153185479","https://openalex.org/W2156088664","https://openalex.org/W2171697422","https://openalex.org/W4234251183","https://openalex.org/W4234669735","https://openalex.org/W4246166885","https://openalex.org/W4256194540","https://openalex.org/W6681812251"],"related_works":["https://openalex.org/W2556885209","https://openalex.org/W2164026451","https://openalex.org/W1588619283","https://openalex.org/W2050874000","https://openalex.org/W1482506385","https://openalex.org/W2148099609","https://openalex.org/W4251041146","https://openalex.org/W2123792842","https://openalex.org/W1562828712","https://openalex.org/W2609256860"],"abstract_inverted_index":{"The":[0,73],"core":[1],"tool":[2],"in":[3],"Application-Specific":[4],"Instruction":[5],"Set":[6],"Processor":[7],"(ASIP)":[8],"design":[9,92],"toolsets":[10],"is":[11,76,88],"a":[12,28,61],"retargetable":[13],"compiler,":[14],"which":[15],"can":[16],"generate":[17],"efficient":[18],"code":[19],"to":[20,34,68],"any":[21],"processor":[22,42],"developed":[23],"with":[24,47],"the":[25,35,40],"toolset.":[26],"Such":[27],"compiler":[29],"must":[30],"automatically":[31,55],"adapt":[32],"itself":[33],"operation":[36,70,97],"set":[37,71],"supported":[38],"by":[39,43,51],"designed":[41],"emulating":[44],"missing":[45],"instructions":[46,49,54],"other":[48],"and":[50,82],"selecting":[52],"custom":[53],"whenever":[56],"possible.":[57],"This":[58],"paper":[59],"proposes":[60],"simplified":[62],"Directed":[63],"Acyclic":[64],"Graph-based":[65],"recursive":[66],"mechanism":[67,75],"support":[69],"customization.":[72],"proposed":[74],"capable":[77],"of":[78,95],"generating":[79],"instruction":[80],"selectors":[81],"architecture":[83],"simulation":[84],"models":[85],"automatically,":[86],"thus":[87],"suitable":[89],"for":[90],"fast":[91],"space":[93],"exploration":[94],"ASIP":[96],"sets.":[98]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}