{"id":"https://openalex.org/W2544101059","doi":"https://doi.org/10.1109/acssc.2011.6189975","title":"On building general modular adders from standard binary arithmetic components","display_name":"On building general modular adders from standard binary arithmetic components","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2544101059","doi":"https://doi.org/10.1109/acssc.2011.6189975","mag":"2544101059"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2011.6189975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6189975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001597461","display_name":"Ghassem Jaberipur","orcid":"https://orcid.org/0000-0001-8458-7627"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"G. Jaberipur","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111931820","display_name":"Behrooz Parhami","orcid":null},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Parhami","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of California, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of California, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072282822","display_name":"Saeed Nejati","orcid":"https://orcid.org/0000-0002-1473-3630"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Nejati","raw_affiliation_strings":["Department of Electrical & Computer Engineering, Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5001597461"],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":2.2933,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.92030679,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7191500067710876},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6772336959838867},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5799654722213745},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.551642119884491},{"id":"https://openalex.org/keywords/modular-arithmetic","display_name":"Modular arithmetic","score":0.5217538475990295},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.461427241563797},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.3387134075164795},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.30762529373168945},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.26963070034980774},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15096652507781982}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7191500067710876},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6772336959838867},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5799654722213745},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.551642119884491},{"id":"https://openalex.org/C32049820","wikidata":"https://www.wikidata.org/wiki/Q319400","display_name":"Modular arithmetic","level":3,"score":0.5217538475990295},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.461427241563797},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.3387134075164795},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.30762529373168945},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.26963070034980774},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15096652507781982},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2011.6189975","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2011.6189975","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.8441","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.8441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.ucsb.edu/%7Eparhami/pubs_folder/parh11-asilo-modular-add-bin-comp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1483115357","https://openalex.org/W1547676814","https://openalex.org/W1567333310","https://openalex.org/W1597721379","https://openalex.org/W1601793793","https://openalex.org/W1608328750","https://openalex.org/W1963965124","https://openalex.org/W1971928471","https://openalex.org/W1977235124","https://openalex.org/W1994831157","https://openalex.org/W2008867764","https://openalex.org/W2024821731","https://openalex.org/W2027170045","https://openalex.org/W2027305836","https://openalex.org/W2080580079","https://openalex.org/W2089683069","https://openalex.org/W2097237318","https://openalex.org/W2112998193","https://openalex.org/W2124105368","https://openalex.org/W2131107384","https://openalex.org/W2140867083","https://openalex.org/W2149258176","https://openalex.org/W2149711254","https://openalex.org/W2159101378","https://openalex.org/W2309968414","https://openalex.org/W2338651015","https://openalex.org/W2469142762","https://openalex.org/W4229484196","https://openalex.org/W6681763427","https://openalex.org/W6682193842","https://openalex.org/W6683364457"],"related_works":["https://openalex.org/W3196607417","https://openalex.org/W2013839957","https://openalex.org/W377643703","https://openalex.org/W590541131","https://openalex.org/W4206809139","https://openalex.org/W4294326371","https://openalex.org/W4246298538","https://openalex.org/W4386489432","https://openalex.org/W2587849783","https://openalex.org/W2073239372"],"abstract_inverted_index":{"We":[0,30],"introduce":[1],"an":[2],"excess-\u03b4":[3],"residue":[4,7],"representation":[5,35],"for":[6,60],"number":[8],"system":[9],"(RNS)":[10],"arithmetic,":[11],"in":[12,88,134,144],"which":[13],"a":[14,64,75,81],"flag":[15],"bit":[16],"selects":[17],"one":[18],"or":[19],"the":[20,24,145],"other":[21,67,141],"subrange":[22],"within":[23],"full":[25],"range":[26],"of":[27,66,70,74,83,93],"n-bit":[28],"values.":[29],"show":[31],"that":[32,55],"our":[33],"new":[34],"leads":[36],"to":[37,80,132],"simple":[38],"modular":[39],"arithmetic":[40,47],"with":[41,90,140],"arbitrary":[42],"residues,":[43],"while":[44],"using":[45],"standard":[46],"components":[48],"such":[49,95],"as":[50,78,96],"carry-save":[51],"and":[52,63,103,121,127],"carry-propagate":[53],"adders":[54],"have":[56],"been":[57],"extensively":[58],"optimized":[59],"area,":[61,136],"power,":[62],"host":[65],"composite":[68],"figures":[69],"merit.":[71],"Further":[72],"advantages":[73,133],"unified":[76],"treatment,":[77],"opposed":[79],"multiplicity":[82],"specialized":[84],"schemes":[85],"previously":[86],"proposed":[87,142],"connection":[89],"particular":[91],"classes":[92],"moduli":[94],"2":[97,104,109],"<sup":[98,105,110],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99,106,111],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</sup>":[100,107],"\u00b1":[101,113],"1":[102],"-":[108],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">k</sup>":[112],"1,":[114],"include":[115],"simplified":[116],"design":[117],"process,":[118],"verification,":[119],"testing,":[120],"fault":[122],"tolerance.":[123],"Both":[124],"gate-level":[125],"analyses":[126],"VLSI":[128],"synthesis":[129],"results":[130],"point":[131],"latency,":[135],"and/or":[137],"power":[138],"compared":[139],"designs":[143],"literature.":[146]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}