{"id":"https://openalex.org/W2161310544","doi":"https://doi.org/10.1109/acssc.2008.5074592","title":"Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes","display_name":"Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2161310544","doi":"https://doi.org/10.1109/acssc.2008.5074592","mag":"2161310544"},"language":"en","primary_location":{"id":"doi:10.1109/acssc.2008.5074592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2008.5074592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 42nd Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/166571","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083617223","display_name":"Christoph Studer","orcid":"https://orcid.org/0000-0001-8950-6267"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"C. Studer","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005175082","display_name":"Nicholas Preyss","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Preyss","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044354017","display_name":"Christoph R\u00f6th","orcid":"https://orcid.org/0000-0002-4507-7437"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Roth","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"A. Burg","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083617223"],"corresponding_institution_ids":["https://openalex.org/I35440088"],"apc_list":null,"apc_paid":null,"fwci":4.0328,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.94406554,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1137","last_page":"1142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.8906731605529785},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7154616713523865},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6960573792457581},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.6814972162246704},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6629313826560974},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6214962601661682},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5708918571472168},{"id":"https://openalex.org/keywords/megabit","display_name":"Megabit","score":0.5067258477210999},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4899408221244812},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4259393811225891},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37875616550445557},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3490040898323059},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2662108540534973},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21399953961372375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1507485806941986},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1032974123954773},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10166701674461365},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08752024173736572}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.8906731605529785},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7154616713523865},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6960573792457581},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.6814972162246704},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6629313826560974},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6214962601661682},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5708918571472168},{"id":"https://openalex.org/C185177783","wikidata":"https://www.wikidata.org/wiki/Q3332814","display_name":"Megabit","level":2,"score":0.5067258477210999},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4899408221244812},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4259393811225891},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37875616550445557},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3490040898323059},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2662108540534973},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21399953961372375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1507485806941986},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1032974123954773},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10166701674461365},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08752024173736572},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/acssc.2008.5074592","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acssc.2008.5074592","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 42nd Asilomar Conference on Signals, Systems and Computers","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:166571","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/166571","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/166571","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:166571","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/166571","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/166571","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1518608438","https://openalex.org/W1973712217","https://openalex.org/W2097166774","https://openalex.org/W2097985780","https://openalex.org/W2107301532","https://openalex.org/W2127370988","https://openalex.org/W2128765501","https://openalex.org/W2129475459","https://openalex.org/W2137813581","https://openalex.org/W2151296558","https://openalex.org/W2162811899","https://openalex.org/W2171258019","https://openalex.org/W2535550790","https://openalex.org/W2536697717","https://openalex.org/W6674672280"],"related_works":["https://openalex.org/W2064744906","https://openalex.org/W2094638712","https://openalex.org/W2042005224","https://openalex.org/W2057684636","https://openalex.org/W2903058006","https://openalex.org/W2102374550","https://openalex.org/W2343227376","https://openalex.org/W2047069332","https://openalex.org/W2352157218","https://openalex.org/W2806845321"],"abstract_inverted_index":{"We":[0],"describe":[1],"a":[2,51,57],"fully":[3],"reconfigurable":[4],"low-density":[5],"parity":[6],"check":[7],"(LDPC)":[8],"decoder":[9],"for":[10,43],"quasi-cyclic":[11],"(QC)":[12],"codes.":[13],"The":[14],"proposed":[15],"hardware":[16],"architecture":[17],"is":[18],"able":[19],"to":[20],"decode":[21],"virtually":[22],"any":[23],"QC-LDPC":[24],"code":[25],"that":[26],"fits":[27],"into":[28],"the":[29,44],"allocated":[30],"memories":[31],"while":[32],"achieving":[33],"high":[34],"decoding":[35],"throughput.":[36],"Our":[37],"VLSI":[38],"implementation":[39],"has":[40],"been":[41],"optimized":[42],"IEEE":[45],"802.11":[46],"n":[47],"standard":[48],"and":[49],"achieves":[50],"throughput":[52],"of":[53,60],"780":[54],"Mbit/s":[55],"with":[56],"core":[58],"area":[59],"3.39":[61],"mm":[62],"<sup":[63],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[64],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[65],"in":[66],"0.18":[67],"mum":[68],"CMOS":[69],"technology.":[70]},"counts_by_year":[{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}