{"id":"https://openalex.org/W3204883325","doi":"https://doi.org/10.1109/acit52158.2021.9548539","title":"Parallel Conflict-Free Ordered Access Memory Device","display_name":"Parallel Conflict-Free Ordered Access Memory Device","publication_year":2021,"publication_date":"2021-09-15","ids":{"openalex":"https://openalex.org/W3204883325","doi":"https://doi.org/10.1109/acit52158.2021.9548539","mag":"3204883325"},"language":"en","primary_location":{"id":"doi:10.1109/acit52158.2021.9548539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acit52158.2021.9548539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 11th International Conference on Advanced Computer Information Technologies (ACIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032094852","display_name":"Anatoliy Melnyk","orcid":"https://orcid.org/0000-0002-8981-0530"},"institutions":[{"id":"https://openalex.org/I111702420","display_name":"John Paul II Catholic University of Lublin","ror":"https://ror.org/04qyefj88","country_code":"PL","type":"education","lineage":["https://openalex.org/I111702420"]},{"id":"https://openalex.org/I4210137370","display_name":"Institute of Mathematics","ror":"https://ror.org/04hrrh248","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210137370","https://openalex.org/I99542240"]},{"id":"https://openalex.org/I98435010","display_name":"Lviv Polytechnic National University","ror":"https://ror.org/0542q3127","country_code":"UA","type":"education","lineage":["https://openalex.org/I98435010"]}],"countries":["PL","UA"],"is_corresponding":true,"raw_author_name":"Anatoliy Melnyk","raw_affiliation_strings":["Lviv Polytechnic National University,Department of Computer Engineering,Lviv,Ukraine","Department of Computer Engineering, Lviv Polytechnic National University, Lviv, Ukraine","Institute of Mathematics and Informatics, John Paul II Catholic University of Lublin, Lublin, Poland"],"affiliations":[{"raw_affiliation_string":"Lviv Polytechnic National University,Department of Computer Engineering,Lviv,Ukraine","institution_ids":["https://openalex.org/I98435010"]},{"raw_affiliation_string":"Department of Computer Engineering, Lviv Polytechnic National University, Lviv, Ukraine","institution_ids":["https://openalex.org/I98435010"]},{"raw_affiliation_string":"Institute of Mathematics and Informatics, John Paul II Catholic University of Lublin, Lublin, Poland","institution_ids":["https://openalex.org/I111702420","https://openalex.org/I4210137370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032094852"],"corresponding_institution_ids":["https://openalex.org/I111702420","https://openalex.org/I4210137370","https://openalex.org/I98435010"],"apc_list":null,"apc_paid":null,"fwci":0.1016,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44531193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"9","issue":null,"first_page":"548","last_page":"553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8267426490783691},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.633330762386322},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.6059784889221191},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.6004849076271057},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5895728468894958},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.5817428827285767},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.5813379287719727},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.5689435005187988},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5605618357658386},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5247345566749573},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.514994204044342},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5096242427825928},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5025057792663574},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5024712085723877},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4886782467365265},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4758874177932739},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.47295281291007996},{"id":"https://openalex.org/keywords/data-structure","display_name":"Data structure","score":0.4191405475139618},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2087586522102356},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0985252857208252},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.08871522545814514}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8267426490783691},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.633330762386322},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.6059784889221191},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.6004849076271057},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5895728468894958},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.5817428827285767},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.5813379287719727},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.5689435005187988},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5605618357658386},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5247345566749573},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.514994204044342},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5096242427825928},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5025057792663574},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5024712085723877},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4886782467365265},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4758874177932739},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.47295281291007996},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.4191405475139618},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2087586522102356},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0985252857208252},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.08871522545814514},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acit52158.2021.9548539","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acit52158.2021.9548539","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 11th International Conference on Advanced Computer Information Technologies (ACIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/4","score":0.8600000143051147,"display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1569495164","https://openalex.org/W1715248483","https://openalex.org/W2160233105","https://openalex.org/W2162231486","https://openalex.org/W2305472256","https://openalex.org/W2535446039","https://openalex.org/W2725179571","https://openalex.org/W2757517656","https://openalex.org/W2894631745","https://openalex.org/W2965577915","https://openalex.org/W2966031539","https://openalex.org/W3033898041","https://openalex.org/W3101506842","https://openalex.org/W3117673142","https://openalex.org/W3128683181","https://openalex.org/W3134047314","https://openalex.org/W3186585310","https://openalex.org/W6684272688","https://openalex.org/W6744210336","https://openalex.org/W6788283055"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4312264564","https://openalex.org/W1979982061","https://openalex.org/W4379620206","https://openalex.org/W2043352873","https://openalex.org/W2062140197","https://openalex.org/W4232365528","https://openalex.org/W2133063415","https://openalex.org/W3204883325","https://openalex.org/W2072931004"],"abstract_inverted_index":{"In":[0,39,61,75],"this":[1,40,54,146],"article,":[2],"we":[3],"propose":[4],"the":[5,15,57,62,65,73,76,79,92,97,100,106,110,113,116,123,127,130,141,156,163,173,195],"architecture":[6],"of":[7,18,32,53,91,99,112,145,148,155,172,183],"ordered":[8],"access":[9],"memory":[10,19,21,27,70,84,149,184],"(OAM)":[11],"device":[12,28,158,175,189],"after":[13],"examining":[14],"known":[16],"methods":[17],"access,":[20],"organization":[22,154],"and":[23,34,50,104,135,143,159,166,177,194],"related":[24],"disadvantages.":[25],"This":[26,95],"works":[29],"with":[30,72,180],"arrays":[31],"data":[33,42,55,59,80,101,117],"provides":[35],"conflict-free":[36],"parallel":[37],"access.":[38],"memory,":[41],"is":[43,185],"identified":[44],"by":[45,89],"an":[46,86],"index":[47],"identifying":[48],"column":[49],"row":[51],"numbers":[52],"in":[56,85,162,192],"output":[58],"array.":[60],"write":[63,164],"mode,":[64,78],"indices":[66],"are":[67,81,118,150,169,198],"written":[68],"to":[69,108,125,129,140],"together":[71],"data.":[74,137],"read":[77,82,167],"from":[83],"order":[87],"specified":[88],"values":[90],"assigned":[93],"indices.":[94],"enables":[96],"disintegration":[98],"ordering":[102],"apparatus":[103],"eliminates":[105],"need":[107,124],"store":[109],"addresses":[111],"locations":[114],"where":[115],"placed,":[119],"as":[120,122],"well":[121],"submit":[126],"address":[128,131],"entries":[132],"when":[133],"writing":[134],"reading":[136],"The":[138,152,187],"approach":[139],"design":[142],"use":[144],"type":[147],"described.":[151],"structural":[153],"OAM":[157,174,188],"its":[160,178],"operation":[161],"mode":[165,168],"presented.":[170],"Evaluation":[171],"parameters":[176],"comparison":[179],"other":[181],"types":[182],"performed.":[186],"was":[190],"implemented":[191],"FPGA":[193],"implementations":[196],"results":[197],"explored.":[199]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-15T05:59:14.812645","created_date":"2025-10-10T00:00:00"}