{"id":"https://openalex.org/W3204894719","doi":"https://doi.org/10.1109/acit52158.2021.9548512","title":"Microelectronic Structures of Arithmetic Logic Unit Components","display_name":"Microelectronic Structures of Arithmetic Logic Unit Components","publication_year":2021,"publication_date":"2021-09-15","ids":{"openalex":"https://openalex.org/W3204894719","doi":"https://doi.org/10.1109/acit52158.2021.9548512","mag":"3204894719"},"language":"en","primary_location":{"id":"doi:10.1109/acit52158.2021.9548512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acit52158.2021.9548512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 11th International Conference on Advanced Computer Information Technologies (ACIT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113787834","display_name":"Yaroslav Nykolaychuk","orcid":null},"institutions":[{"id":"https://openalex.org/I4210103849","display_name":"National Transport University","ror":"https://ror.org/01akgs808","country_code":"UA","type":"education","lineage":["https://openalex.org/I4210103849"]}],"countries":["UA"],"is_corresponding":true,"raw_author_name":"Yaroslav Nykolaychuk","raw_affiliation_strings":["Nadvirna Vocational College of the National Transport University,Nadvirna,Ukraine","Nadvirna Vocational College of the National Transport University, Nadvirna, Ukraine"],"affiliations":[{"raw_affiliation_string":"Nadvirna Vocational College of the National Transport University,Nadvirna,Ukraine","institution_ids":["https://openalex.org/I4210103849"]},{"raw_affiliation_string":"Nadvirna Vocational College of the National Transport University, Nadvirna, Ukraine","institution_ids":["https://openalex.org/I4210103849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036315043","display_name":"\u041d\u0430\u0442\u0430\u043b\u0456\u044f \u0412\u043e\u0437\u043d\u0430","orcid":"https://orcid.org/0000-0002-8856-1720"},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Natalia Vozna","raw_affiliation_strings":["West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine"],"affiliations":[{"raw_affiliation_string":"West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","institution_ids":["https://openalex.org/I160977438"]},{"raw_affiliation_string":"Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109382977","display_name":"Alina Davletova","orcid":null},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Alina Davletova","raw_affiliation_strings":["West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine"],"affiliations":[{"raw_affiliation_string":"West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","institution_ids":["https://openalex.org/I160977438"]},{"raw_affiliation_string":"Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053652963","display_name":"Ihor Pitukh","orcid":"https://orcid.org/0000-0002-3329-4901"},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Ihor Pitukh","raw_affiliation_strings":["West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine"],"affiliations":[{"raw_affiliation_string":"West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","institution_ids":["https://openalex.org/I160977438"]},{"raw_affiliation_string":"Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019334167","display_name":"Oleg Zastavnyy","orcid":"https://orcid.org/0000-0001-8630-8791"},"institutions":[{"id":"https://openalex.org/I160977438","display_name":"West Ukrainian National University","ror":"https://ror.org/047988g19","country_code":"UA","type":"education","lineage":["https://openalex.org/I160977438"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Oleg Zastavnyy","raw_affiliation_strings":["West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine"],"affiliations":[{"raw_affiliation_string":"West Ukrainian National Univerity,Deparlament of Specialized Computer Systems,Ternopil,Ukraine","institution_ids":["https://openalex.org/I160977438"]},{"raw_affiliation_string":"Deparlament of Specialized Computer Systems, West Ukrainian National Univerity, Ternopil, Ukraine","institution_ids":["https://openalex.org/I160977438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110943095","display_name":"Volodymyr Hryha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155269","display_name":"Vasyl Stefanyk Carpathian National University","ror":"https://ror.org/0576vga12","country_code":"UA","type":"education","lineage":["https://openalex.org/I4210155269"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Volodymyr Hryha","raw_affiliation_strings":["V. Stefanyk Precarpathian National University,Department of Computer Engineering and Electronics,Ivano-Frankivsk,Ukraine","Department of Computer Engineering and Electronics, V. Stefanyk Precarpathian National University, Ivano-Frankivsk, Ukraine"],"affiliations":[{"raw_affiliation_string":"V. Stefanyk Precarpathian National University,Department of Computer Engineering and Electronics,Ivano-Frankivsk,Ukraine","institution_ids":["https://openalex.org/I4210155269"]},{"raw_affiliation_string":"Department of Computer Engineering and Electronics, V. Stefanyk Precarpathian National University, Ivano-Frankivsk, Ukraine","institution_ids":["https://openalex.org/I4210155269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5113787834"],"corresponding_institution_ids":["https://openalex.org/I4210103849"],"apc_list":null,"apc_paid":null,"fwci":0.4716,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61235438,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"682","last_page":"685"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9851999878883362,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14470","display_name":"Advanced Data Processing Techniques","score":0.9775999784469604,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9678999781608582,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.836590051651001},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.7846094369888306},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7218713164329529},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6704778671264648},{"id":"https://openalex.org/keywords/microelectronics","display_name":"Microelectronics","score":0.5626325011253357},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.519895076751709},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5133609175682068},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5070650577545166},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4639057517051697},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4559701979160309},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36547040939331055},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3463441729545593},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.34035181999206543},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28767263889312744},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17743545770645142},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11546507477760315},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08864089846611023}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.836590051651001},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.7846094369888306},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7218713164329529},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6704778671264648},{"id":"https://openalex.org/C187937830","wikidata":"https://www.wikidata.org/wiki/Q175403","display_name":"Microelectronics","level":2,"score":0.5626325011253357},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.519895076751709},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5133609175682068},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5070650577545166},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4639057517051697},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4559701979160309},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36547040939331055},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3463441729545593},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.34035181999206543},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28767263889312744},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17743545770645142},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11546507477760315},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08864089846611023},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/acit52158.2021.9548512","is_oa":false,"landing_page_url":"https://doi.org/10.1109/acit52158.2021.9548512","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 11th International Conference on Advanced Computer Information Technologies (ACIT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1542144739","https://openalex.org/W2015010480","https://openalex.org/W2943972623","https://openalex.org/W3008505586","https://openalex.org/W3089471630","https://openalex.org/W4252362074"],"related_works":["https://openalex.org/W4253916831","https://openalex.org/W3104911090","https://openalex.org/W4211022581","https://openalex.org/W1966764473","https://openalex.org/W2082788688","https://openalex.org/W1488117239","https://openalex.org/W2622606198","https://openalex.org/W3119372155","https://openalex.org/W3140964507","https://openalex.org/W2160684472"],"abstract_inverted_index":{"The":[0,45],"system":[1,18,55],"characteristics":[2,19],"of":[3,8,20,28,48,57],"arithmetic":[4],"logic":[5,29],"units":[6],"(ALUs)":[7],"multi-core":[9],"computer":[10],"processors":[11],"are":[12,23,43,50],"studied.":[13],"Criteria":[14],"for":[15],"evaluating":[16],"the":[17],"computing":[21],"devices":[22],"systemized.":[24],"Priority":[25],"microelectronic":[26],"structures":[27],"elements,":[30],"one-bit":[31,37],"half":[32],"and":[33,38,61],"full":[34],"binary":[35],"adders,":[36],"multi-bit":[39],"synchronized":[40],"cumulative":[41],"adders":[42],"developed.":[44],"proposed":[46],"components":[47],"ALU":[49],"characterized":[51],"by":[52],"extreme":[53],"minimax":[54],"estimates":[56],"structural,":[58],"hardware,":[59],"time":[60],"information-structural":[62],"complexities.":[63]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}