{"id":"https://openalex.org/W7167490704","doi":"https://doi.org/10.1109/access.2026.3710576","title":"NAD Memory: A Hybrid Memory Device Combined With NAND Flash Memory and DRAM","display_name":"NAD Memory: A Hybrid Memory Device Combined With NAND Flash Memory and DRAM","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7167490704","doi":"https://doi.org/10.1109/access.2026.3710576"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3710576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3710576","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3710576","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052587676","display_name":"S. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I124633538","display_name":"University of Seoul","ror":"https://ror.org/05en5nh73","country_code":"KR","type":"education","lineage":["https://openalex.org/I124633538"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sojoong Kim","raw_affiliation_strings":["University of Seoul"],"raw_orcid":"https://orcid.org/0009-0001-3985-5562","affiliations":[{"raw_affiliation_string":"University of Seoul","institution_ids":["https://openalex.org/I124633538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5140147311","display_name":"Ji-Hoon Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I124633538","display_name":"University of Seoul","ror":"https://ror.org/05en5nh73","country_code":"KR","type":"education","lineage":["https://openalex.org/I124633538"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ji-Hoon Ahn","raw_affiliation_strings":["University of Seoul"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Seoul","institution_ids":["https://openalex.org/I124633538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091018891","display_name":"Minsuk Koo","orcid":"https://orcid.org/0000-0003-2522-6754"},"institutions":[{"id":"https://openalex.org/I124633538","display_name":"University of Seoul","ror":"https://ror.org/05en5nh73","country_code":"KR","type":"education","lineage":["https://openalex.org/I124633538"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minsuk Koo","raw_affiliation_strings":["University of Seoul"],"raw_orcid":"https://orcid.org/0000-0003-2522-6754","affiliations":[{"raw_affiliation_string":"University of Seoul","institution_ids":["https://openalex.org/I124633538"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100693798","display_name":"Yoon Kim","orcid":"https://orcid.org/0000-0002-4837-8411"},"institutions":[{"id":"https://openalex.org/I124633538","display_name":"University of Seoul","ror":"https://ror.org/05en5nh73","country_code":"KR","type":"education","lineage":["https://openalex.org/I124633538"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoon Kim","raw_affiliation_strings":["University of Seoul"],"raw_orcid":"https://orcid.org/0000-0002-4837-8411","affiliations":[{"raw_affiliation_string":"University of Seoul","institution_ids":["https://openalex.org/I124633538"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I124633538"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.85870731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"106983","last_page":"106994"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.8549000024795532,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.8549000024795532,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.04859999939799309,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.009399999864399433,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.558899998664856},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.49709999561309814},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4341999888420105},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3889999985694885},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3874000012874603},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.38519999384880066},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.3790999948978424},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.3682999908924103},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.35179999470710754}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7239000201225281},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.558899998664856},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.49709999561309814},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49239999055862427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4381999969482422},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4341999888420105},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3889999985694885},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3874000012874603},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.38519999384880066},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.3790999948978424},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.3682999908924103},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.35179999470710754},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.34279999136924744},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.34150001406669617},{"id":"https://openalex.org/C43363307","wikidata":"https://www.wikidata.org/wiki/Q1651623","display_name":"Racetrack memory","level":5,"score":0.3391000032424927},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.33899998664855957},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33899998664855957},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3310000002384186},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.3273000121116638},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.32109999656677246},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.30720001459121704},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.29910001158714294},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2824999988079071},{"id":"https://openalex.org/C100780047","wikidata":"https://www.wikidata.org/wiki/Q4036055","display_name":"Charge trap flash","level":4,"score":0.2734000086784363},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.2653999924659729},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.259799987077713},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25220000743865967},{"id":"https://openalex.org/C2776321774","wikidata":"https://www.wikidata.org/wiki/Q891131","display_name":"Read-write memory","level":3,"score":0.25099998712539673}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3710576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3710576","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:bd683e04a7b94d2da7970739602a0e7e","is_oa":false,"landing_page_url":"https://doaj.org/article/bd683e04a7b94d2da7970739602a0e7e","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 106983-106994 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3710576","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3710576","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.6773842573165894,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G3962194597","display_name":null,"funder_award_id":"RS-2024-00411764","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W178003125","https://openalex.org/W1965869859","https://openalex.org/W1967010601","https://openalex.org/W2002293402","https://openalex.org/W2013733412","https://openalex.org/W2040819538","https://openalex.org/W2054767199","https://openalex.org/W2096973557","https://openalex.org/W2131405756","https://openalex.org/W2141252802","https://openalex.org/W2167869933","https://openalex.org/W2168464268","https://openalex.org/W2290149915","https://openalex.org/W2346931704","https://openalex.org/W3003352156","https://openalex.org/W3136346557","https://openalex.org/W3190456202","https://openalex.org/W4206225924","https://openalex.org/W4221004587","https://openalex.org/W4285035580","https://openalex.org/W4386903443","https://openalex.org/W4396926193","https://openalex.org/W4402249522","https://openalex.org/W4402592657","https://openalex.org/W4404102520","https://openalex.org/W4406794482","https://openalex.org/W4409474770","https://openalex.org/W7128208719"],"related_works":[],"abstract_inverted_index":{"Advancements":[0],"in":[1,38,133],"semiconductor":[2],"technology":[3],"have":[4],"significantly":[5,88],"improved":[6],"the":[7,25,84,121],"performance":[8,27],"of":[9,123],"DRAM":[10,57,116],"and":[11,20,58,64,76,117],"NAND":[12,59,118],"flash,":[13,119],"establishing":[14],"them":[15],"as":[16,73,125],"high-speed":[17],"main":[18],"memory":[19,32,50,98,131],"high-capacity":[21],"storage,":[22],"respectively.":[23],"However,":[24],"persistent":[26],"gap":[28],"between":[29,115],"these":[30],"two":[31],"types":[33],"remains":[34],"a":[35,48,102,126],"critical":[36],"bottleneck":[37],"modern":[39],"computing":[40,135],"systems.":[41,136],"To":[42,93],"address":[43],"this":[44],"challenge,":[45],"we":[46],"propose":[47],"hybrid":[49],"architecture,":[51],"termed":[52],"NAD,":[53],"which":[54],"tightly":[55],"integrates":[56],"flash":[60],"to":[61],"enable":[62],"direct":[63],"parallel":[65],"data":[66,77,90,113],"transfer.":[67],"By":[68],"eliminating":[69],"intermediate":[70],"components":[71],"such":[72],"I/O":[74],"buffers":[75],"buses":[78],"typically":[79],"used":[80],"for":[81,129],"inter-memory":[82],"communication,":[83],"proposed":[85],"NAD":[86,97,124],"architecture":[87],"reduces":[89],"transfer":[91,114],"latency.":[92],"validate":[94],"its":[95],"functionality,":[96],"was":[99],"fabricated":[100],"using":[101],"TSMC":[103],"180":[104],"nm":[105],"CMOS":[106],"logic":[107],"process.":[108],"Experimental":[109],"results":[110],"confirm":[111],"reliable":[112],"demonstrating":[120],"feasibility":[122],"promising":[127],"solution":[128],"overcoming":[130],"bottlenecks":[132],"next-generation":[134]},"counts_by_year":[],"updated_date":"2026-07-23T08:03:31.855105","created_date":"2026-07-07T00:00:00"}