{"id":"https://openalex.org/W7167230522","doi":"https://doi.org/10.1109/access.2026.3709806","title":"Fuzzing-Based Verification of Hardware Designs: A Comprehensive Survey","display_name":"Fuzzing-Based Verification of Hardware Designs: A Comprehensive Survey","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7167230522","doi":"https://doi.org/10.1109/access.2026.3709806"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3709806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3709806","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3709806","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103174360","display_name":"Raghul Saravanan","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Raghul Saravanan","raw_affiliation_strings":["Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-8296-2144","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092645197","display_name":"Sudipta Paria","orcid":"https://orcid.org/0009-0002-7726-8032"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudipta Paria","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0009-0002-7726-8032","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118659676","display_name":"Jayanth Thangellamudi","orcid":null},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jayanth Thangellamudi","raw_affiliation_strings":["Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA"],"raw_orcid":"https://orcid.org/0009-0007-1319-9601","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0001-6082-6961","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047725314","display_name":"Sai Manoj Pudukotai Dinakarrao","orcid":"https://orcid.org/0000-0002-4417-2387"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Manoj P. D.","raw_affiliation_strings":["Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4417-2387","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.91285368,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"100456","last_page":"100476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.5985999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.5985999703407288,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.13109999895095825,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.09030000120401382,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fuzz-testing","display_name":"Fuzz testing","score":0.9146000146865845},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3407000005245209},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.3260999917984009},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.3034000098705292},{"id":"https://openalex.org/keywords/data-verification","display_name":"Data verification","score":0.28630000352859497}],"concepts":[{"id":"https://openalex.org/C111065885","wikidata":"https://www.wikidata.org/wiki/Q1189053","display_name":"Fuzz testing","level":3,"score":0.9146000146865845},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8241999745368958},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43619999289512634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42419999837875366},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3407000005245209},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.3260999917984009},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.3034000098705292},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29120001196861267},{"id":"https://openalex.org/C49895821","wikidata":"https://www.wikidata.org/wiki/Q5227368","display_name":"Data verification","level":2,"score":0.28630000352859497},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.27059999108314514},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.26980000734329224},{"id":"https://openalex.org/C1009929","wikidata":"https://www.wikidata.org/wiki/Q179550","display_name":"Software bug","level":3,"score":0.25940001010894775},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2587999999523163}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3709806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3709806","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:9ea2a149179248bfb0e95f63146693ad","is_oa":false,"landing_page_url":"https://doaj.org/article/9ea2a149179248bfb0e95f63146693ad","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 100456-100476 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3709806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3709806","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7568279440","display_name":null,"funder_award_id":"207328","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"As":[0],"modern":[1],"hardware":[2,33,54,87,102,117,123,150,199],"systems":[3],"grow":[4],"in":[5,66,74,127],"complexity,":[6],"traditional":[7,42],"pre-silicon":[8],"verification":[9,43],"techniques":[10,147],"increasingly":[11,67],"struggle":[12],"to":[13,41,51,94,131],"expose":[14],"deep":[15],"corner-case":[16,64],"behaviors":[17,65],"and":[18,57,63,92,140,160,182,196],"security-relevant":[19],"bugs":[20],"that":[21,187],"can":[22],"persist":[23],"across":[24,148],"the":[25,46,100,170,174,178,190],"entire":[26],"lifetime":[27],"of":[28,48,99,115,193],"deployed":[29],"silicon.":[30],"In":[31],"response,":[32],"fuzzing":[34,50,90,103,118,124,146,200],"has":[35],"emerged":[36],"as":[37],"a":[38,96,112],"promising":[39,184],"complement":[40],"approaches,":[44],"adapting":[45],"principles":[47],"software":[49],"systematically":[52],"explore":[53],"state":[55],"spaces":[56],"uncover":[58],"functional":[59],"bugs,":[60],"security":[61],"flaws,":[62],"complex":[68],"digital":[69],"designs.":[70],"Despite":[71],"growing":[72],"interest":[73],"this":[75,109],"field,":[76],"existing":[77,122],"survey":[78,110],"efforts":[79],"remain":[80],"fragmented,":[81],"often":[82],"focusing":[83],"narrowly":[84],"on":[85],"specific":[86],"targets":[88],"or":[89],"techniques,":[91],"fail":[93],"provide":[95],"comprehensive":[97,113],"overview":[98,114],"broader":[101],"landscape.":[104],"Motivated":[105],"by":[106],"these":[107],"gaps,":[108],"presents":[111],"state-of-the-art":[116],"research,":[119],"examining":[120],"how":[121],"approaches":[125,130],"differ":[126],"their":[128],"fundamental":[129],"test":[132],"generation,":[133],"simulation":[134],"infrastructure,":[135],"mutation":[136],"strategy,":[137],"coverage":[138],"feedback,":[139],"bug":[141],"detection.":[142],"We":[143,167],"organize":[144],"prior":[145],"diverse":[149],"designs,":[151],"including":[152],"processors,":[153],"Systems-on-Chip":[154],"(SoCs),":[155],"Intellectual":[156],"Property":[157],"(IP)":[158],"blocks,":[159],"categorize":[161],"them":[162],"into":[163],"five":[164],"principal":[165],"categories.":[166],"further":[168],"identify":[169],"key":[171],"trends":[172],"driving":[173],"field":[175],"forward,":[176],"analyze":[177],"persistent":[179],"open":[180],"challenges,":[181],"highlight":[183],"emerging":[185],"directions":[186],"will":[188],"shape":[189],"next":[191],"generation":[192],"scalable,":[194],"security-aware,":[195],"practically":[197],"deployable":[198],"frameworks.":[201]},"counts_by_year":[],"updated_date":"2026-07-10T05:49:55.623906","created_date":"2026-07-04T00:00:00"}