{"id":"https://openalex.org/W7165404074","doi":"https://doi.org/10.1109/access.2026.3705653","title":"A Human\u2013AI Co-Design Methodology for Robust and Compact Miller CMOS OTAs Using the Half-Diamond Layout Style for MOSFETs","display_name":"A Human\u2013AI Co-Design Methodology for Robust and Compact Miller CMOS OTAs Using the Half-Diamond Layout Style for MOSFETs","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7165404074","doi":"https://doi.org/10.1109/access.2026.3705653"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3705653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3705653","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3705653","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081680530","display_name":"Egon Henrique Salerno Galembeck","orcid":"https://orcid.org/0000-0002-5720-3453"},"institutions":[{"id":"https://openalex.org/I139221136","display_name":"Centro Universit\u00e1rio FEI","ror":"https://ror.org/007kf5222","country_code":"BR","type":"education","lineage":["https://openalex.org/I139221136"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Egon Henrique Salerno Galembeck","raw_affiliation_strings":["Electrical Engineering Department, FEI University Center, São Bernardo do Campo, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-5720-3453","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, FEI University Center, São Bernardo do Campo, Brazil","institution_ids":["https://openalex.org/I139221136"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075015699","display_name":"Rodrigo Alves de Lima Moreto","orcid":"https://orcid.org/0000-0002-7527-6517"},"institutions":[{"id":"https://openalex.org/I139221136","display_name":"Centro Universit\u00e1rio FEI","ror":"https://ror.org/007kf5222","country_code":"BR","type":"education","lineage":["https://openalex.org/I139221136"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Rodrigo Alves De Lima Moreto","raw_affiliation_strings":["MTG2i Solutions Company Ltd., São Bernardo do Campo, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-7527-6517","affiliations":[{"raw_affiliation_string":"MTG2i Solutions Company Ltd., São Bernardo do Campo, Brazil","institution_ids":["https://openalex.org/I139221136"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5139007782","display_name":"Jair L. E. Junior","orcid":null},"institutions":[{"id":"https://openalex.org/I139221136","display_name":"Centro Universit\u00e1rio FEI","ror":"https://ror.org/007kf5222","country_code":"BR","type":"education","lineage":["https://openalex.org/I139221136"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jair L. Emeri Junior","raw_affiliation_strings":["MTG2i Solutions Company Ltd., São Bernardo do Campo, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MTG2i Solutions Company Ltd., São Bernardo do Campo, Brazil","institution_ids":["https://openalex.org/I139221136"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016699988","display_name":"Salvador Pinillos Gimenez","orcid":"https://orcid.org/0000-0002-3616-9559"},"institutions":[{"id":"https://openalex.org/I139221136","display_name":"Centro Universit\u00e1rio FEI","ror":"https://ror.org/007kf5222","country_code":"BR","type":"education","lineage":["https://openalex.org/I139221136"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Salvador Pinillos Gimenez","raw_affiliation_strings":["Electrical Engineering Department, FEI University Center, São Bernardo do Campo, Brazil"],"raw_orcid":"https://orcid.org/0000-0002-3616-9559","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, FEI University Center, São Bernardo do Campo, Brazil","institution_ids":["https://openalex.org/I139221136"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139221136"],"apc_list":{"value":2075,"currency":"USD","value_usd":2075},"apc_paid":{"value":2075,"currency":"USD","value_usd":2075},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.54322356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"96208","last_page":"96228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.5378999710083008,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.5378999710083008,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.1624000072479248,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.07100000232458115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.728600025177002},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.4025999903678894},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.391400009393692},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.3671000003814697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3398999869823456}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.728600025177002},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6317999958992004},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5896000266075134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49129998683929443},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.4025999903678894},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.391400009393692},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.3671000003814697},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3398999869823456},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3160000145435333},{"id":"https://openalex.org/C2779283907","wikidata":"https://www.wikidata.org/wiki/Q1632964","display_name":"Transconductance","level":4,"score":0.3075999915599823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29120001196861267},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.28839999437332153}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3705653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3705653","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:72539696df44402e98dbb72854ba5cfa","is_oa":false,"landing_page_url":"https://doaj.org/article/72539696df44402e98dbb72854ba5cfa","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 96208-96228 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3705653","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3705653","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3128261373","display_name":null,"funder_award_id":"304427/2022-5","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"},{"id":"https://openalex.org/G8051487532","display_name":null,"funder_award_id":"2020/09375-0","funder_id":"https://openalex.org/F4320307343","funder_display_name":"Mensa Education and Research Foundation"}],"funders":[{"id":"https://openalex.org/F4320307343","display_name":"Mensa Education and Research Foundation","ror":"https://ror.org/028myba47"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,31,52,62,78,86,95,98,137,154,225,295,338],"systematic":[4],"two-step":[5],"design":[6,42,48],"methodology":[7,206,260,321],"for":[8,207,354],"compact":[9],"and":[10,24,49,72,104,130,166,194,198,211,324,330,340,349],"robust":[11,88],"Miller":[12,53],"Complementary":[13],"Metal-Oxide-Semiconductor":[14],"(CMOS)":[15],"Operational":[16],"Transconductance":[17],"Amplifiers":[18],"(OTAs)":[19],"targeting":[20],"space,":[21],"nuclear,":[22],"medical,":[23],"military":[25],"applications.":[26,356],"In":[27,133],"the":[28,39,46,108,134,147,161,167,180,186,218,234,241,244,252,258,269,283,289,307,316],"first":[29],"step,":[30,136],"customized":[32],"Imperialist":[33],"Competitive":[34],"Algorithm":[35],"(ICA),":[36],"implemented":[37],"within":[38,77],"iMTGSPICE":[40],"electronic":[41],"automation":[43],"tool,":[44],"automates":[45],"multi-objective":[47],"optimization":[50,80],"of":[51,107,120,170,217,240,285,346],"CMOS":[54,66,332,352],"OTA":[55,246],"using":[56,251],"conventional":[57],"Rectangular":[58],"MOSFETs":[59,152,171,287],"(RMs)":[60],"under":[61,196],"65":[63,254],"nm":[64,255],"Bulk":[65],"technology":[67],"from":[68],"TSMC,":[69],"incorporating":[70],"Corner":[71,163,197],"Monte":[73,199],"Carlo":[74,200],"robustness":[75,195],"analyses":[76],"single":[79],"loop.":[81],"The":[82,221,319],"proposed":[83,210,259,320],"flow":[84],"achieves":[85,224],"fully":[87],"solution":[89],"in":[90,228,288,306,315],"approximately":[91],"17":[92],"minutes":[93],"on":[94,303],"standard":[96],"workstation,":[97],"result":[99],"experimentally":[100],"validated":[101],"through":[102,265,282],"fabrication":[103],"electrical":[105,192],"characterization":[106],"optimized":[109,148],"RM-based":[110,235],"OTA,":[111],"which":[112],"confirmed":[113],"agreement":[114],"with":[115,150,172],"simulation":[116,216],"across":[117],"key":[118],"figures":[119],"merit":[121],"including":[122],"open-loop":[123],"voltage":[124],"gain,":[125],"unity-gain":[126],"frequency,":[127],"phase":[128],"margin,":[129],"power":[131],"consumption.":[132],"second":[135],"layout-level":[138],"area":[139,231],"reduction":[140,227],"strategy":[141],"is":[142,209,273,322],"introduced":[143],"by":[144,298],"systematically":[145],"replacing":[146],"RMs":[149],"Half-Diamond":[151],"(HDMs),":[153],"second-generation":[155],"unconventional":[156],"layout":[157,271],"style":[158,272],"that":[159],"exploits":[160],"Longitudinal":[162],"Effect":[164,176,293],"(LCE)":[165],"Parallel":[168],"Connection":[169],"Different":[173],"Channel":[174],"Lengths":[175],"(PAMDLE)":[177],"to":[178,233,276,279,327],"reduce":[179],"effective":[181],"channel":[182],"length":[183],"and,":[184],"consequently,":[185],"gate":[187,230],"area,":[188],"while":[189],"preserving":[190],"equivalent":[191],"performance":[193],"analyses.":[201],"A":[202],"dedicated":[203],"SPICE-compatible":[204],"modeling":[205],"HDMs":[208],"applied,":[212],"enabling":[213],"accurate":[214,263],"circuit-level":[215],"HDM-based":[219,245],"OTA.":[220],"HDM":[222,270,304],"substitution":[223],"32%":[226],"total":[229],"compared":[232],"implementation,":[236],"without":[237],"requiring":[238],"re-optimization":[239],"circuit.":[242],"Although":[243],"could":[247],"not":[248,313],"be":[249],"fabricated":[250],"official":[253],"TSMC":[256],"PDK,":[257],"enabled":[261],"its":[262],"evaluation":[264],"SPICE":[266],"simulations.":[267],"Besides,":[268],"structurally":[274],"expected":[275],"enhance":[277],"tolerance":[278],"ionizing":[280],"radiation":[281,310],"Deactivation":[284],"Parasitic":[286],"Bird\u2019s":[290],"Beak":[291],"Regions":[292],"(DEPAMBBRE),":[294],"property":[296],"supported":[297],"previously":[299],"reported":[300],"experimental":[301],"results":[302,336],"devices":[305],"literature,":[308],"although":[309],"tests":[311],"were":[312],"conducted":[314],"present":[317],"study.":[318],"topology-independent":[323],"directly":[325],"extensible":[326],"other":[328],"analog":[329,351],"RF":[331],"IC":[333],"designs.":[334],"These":[335],"establish":[337],"practical":[339],"efficient":[341],"path":[342],"toward":[343],"rapid":[344],"development":[345],"compact,":[347],"robust,":[348],"reliability-aware":[350],"ICs":[353],"demanding":[355]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2026-06-20T00:00:00"}