{"id":"https://openalex.org/W7162800312","doi":"https://doi.org/10.1109/access.2026.3698340","title":"COSMOS-RV: A Lightweight Single-Issue Speculative Out-of-Order 32-bit RISC-V Processor With Virtually Indexed Physically Tagged Cache Architecture and FPGA Validation","display_name":"COSMOS-RV: A Lightweight Single-Issue Speculative Out-of-Order 32-bit RISC-V Processor With Virtually Indexed Physically Tagged Cache Architecture and FPGA Validation","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7162800312","doi":"https://doi.org/10.1109/access.2026.3698340"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3698340","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3698340","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3698340","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5137309271","display_name":"KP Jayalakshmi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"K. P. Jayalakshmi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0000-0002-4093-7442","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078703007","display_name":"Balachandra R Jogi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Balachandra R. Jogi","raw_affiliation_strings":["Department of Artificial Intelligence and Data Science, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0009-0004-0471-0146","affiliations":[{"raw_affiliation_string":"Department of Artificial Intelligence and Data Science, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137348487","display_name":"Y U Yashaswi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Y. U. Yashaswi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0009-0001-2015-4010","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137325564","display_name":"Vaishnavi Poojary","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vaishnavi Poojary","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0009-0000-8012-3008","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137378378","display_name":"Vaishnavi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vaishnavi","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0009-0002-9948-676X","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5137318908","display_name":"Supritha","orcid":null},"institutions":[{"id":"https://openalex.org/I4210145362","display_name":"Institute of Technology Management","ror":"https://ror.org/03c4qaa56","country_code":"IN","type":"facility","lineage":["https://openalex.org/I1340206300","https://openalex.org/I4210145362","https://openalex.org/I4210150591"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Supritha","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India"],"raw_orcid":"https://orcid.org/0009-0000-4198-2731","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Shri Madhwa Vadiraja Institute of Technology and Management, Udupi, Karnataka, India","institution_ids":["https://openalex.org/I4210145362"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5137340613","display_name":"S Adarsh Rag","orcid":"https://orcid.org/0000-0002-1680-6055"},"institutions":[{"id":"https://openalex.org/I164861460","display_name":"Manipal Academy of Higher Education","ror":"https://ror.org/02xzytt36","country_code":"IN","type":"education","lineage":["https://openalex.org/I164861460"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Adarsh Rag","raw_affiliation_strings":["Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal, India"],"raw_orcid":"https://orcid.org/0000-0002-1680-6055","affiliations":[{"raw_affiliation_string":"Manipal Institute of Technology, Manipal Academy of Higher Education, Manipal, India","institution_ids":["https://openalex.org/I164861460"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.71355141,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"91858","last_page":"91872"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5774999856948853,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.5774999856948853,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.11580000072717667,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.09210000187158585,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5857999920845032},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5393999814987183},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47920000553131104},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.36309999227523804},{"id":"https://openalex.org/keywords/speculative-multithreading","display_name":"Speculative multithreading","score":0.35580000281333923},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.35510000586509705},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.3531999886035919},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3407000005245209}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8535000085830688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5857999920845032},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5393999814987183},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5241000056266785},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47920000553131104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43810001015663147},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4146000146865845},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.36309999227523804},{"id":"https://openalex.org/C15296174","wikidata":"https://www.wikidata.org/wiki/Q7575343","display_name":"Speculative multithreading","level":4,"score":0.35580000281333923},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.35510000586509705},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.3531999886035919},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34119999408721924},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3407000005245209},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3377000093460083},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.3142000138759613},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.3084999918937683},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.3021000027656555},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.27480000257492065},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.27129998803138733},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.25609999895095825},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.2535000145435333}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3698340","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3698340","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:3b60e24956644d25b04e2a9391824c48","is_oa":false,"landing_page_url":"https://doaj.org/article/3b60e24956644d25b04e2a9391824c48","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 91858-91872 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3698340","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3698340","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Traditional":[0],"in-order":[1,111,215,300],"RISC-V":[2,27,68],"cores":[3,302],"with":[4,86,146,155,210],"32-bit":[5,67],"pipelines":[6],"suffer":[7],"from":[8,227],"pipeline":[9,94],"hazards,":[10],"sequential":[11],"issue,":[12],"and":[13,20,32,41,50,95,109,123,143,157,167,179,188,202,235,260,291,303],"memory":[14,134,156,189,236],"latencies,":[15],"which":[16],"restrict":[17],"instruction":[18,142,177,200],"throughput":[19,201],"execution":[21,74,115,206],"time.":[22],"Although":[23],"modern":[24],"superscalar":[25,306],"OoO":[26,255,305],"processors":[28],"such":[29],"as":[30],"BOOM":[31],"SonicBOOM":[33],"address":[34],"these":[35],"issues":[36],"by":[37,120],"implementing":[38],"multi-issue":[39],"capabilities":[40,116],"aggressive":[42],"speculative":[43,64],"execution,":[44,107],"they":[45],"are":[46,51],"complicated":[47,304],"in":[48,81,199,205,229],"structure":[49],"therefore":[52],"not":[53],"suitable":[54],"for":[55],"FPGA":[56,170],"implementation":[57],"at":[58,254,257],"moderate":[59],"scale.We":[60],"propose":[61],"COSMOS-RV,":[62],"a":[63,92,196,252,265,287,296],"single-issue":[65],"out-of-order":[66,98],"processor":[69,217],"that":[70,100,182,262],"seeks":[71],"to":[72,83,125,242,267,273],"optimize":[73],"performance":[75,269,290],"without":[76,271],"increasing":[77],"unnecessary":[78],"hardware":[79,292],"overheads":[80],"order":[82],"be":[84,118],"used":[85],"FPGA.":[87],"Our":[88],"architecture":[89],"consists":[90],"of":[91,129,138,245,277],"five-stage":[93,214],"an":[96,211],"efficient":[97],"backend":[99],"utilizes":[101],"register":[102],"renaming,":[103],"dynamic":[104],"scheduling,":[105],"reservation-based":[106],"reordering":[108],"precise":[110],"commit":[112],"mechanisms.":[113],"Speculative":[114],"can":[117],"achieved":[119],"branch":[121],"prediction":[122],"rollback":[124],"minimize":[126],"the":[127,220,243,275],"overhead":[128],"control":[130,234],"hazard":[131],"penalties.":[132],"The":[133,248],"hierarchy":[135],"is":[136,239,264],"composed":[137],"separated":[139],"32":[140],"KB":[141],"data":[144,230],"caches":[145],"virtually":[147],"indexed":[148],"physically":[149],"tagged":[150],"(VIPT)":[151],"cache":[152],"structure,":[153],"coupled":[154],"priority-based":[158],"arbitration.":[159],"Implementation":[160],"has":[161],"been":[162],"performed":[163],"using":[164,176],"Verilog":[165],"synthesis":[166],"targeted":[168],"on":[169,219],"platforms.":[171],"Performance":[172],"analysis":[173],"was":[174],"done":[175],"streams":[178],"their":[180],"characteristics":[181],"clearly":[183],"differentiate":[184],"between":[185,289,299],"data,":[186],"control,":[187],"stalls.":[190],"Through":[191],"experimental":[192],"evidence,":[193],"we":[194],"see":[195],"15.15%":[197],"gain":[198,268],"13.16%":[203],"decrease":[204],"latency":[207],"when":[208],"compared":[209],"equally":[212],"clocked":[213],"baseline":[216],"running":[218],"same":[221],"memory.":[222],"This":[223],"improvement":[224,238],"comes":[225],"mostly":[226],"improvements":[228,270],"stall":[231,237],"penalties;":[232],"however,":[233],"minimal":[240],"due":[241],"limitation":[244],"being":[246],"single-issue.":[247],"presented":[249],"approach":[250],"takes":[251],"look":[253],"processing":[256],"its":[258],"simplest,":[259],"demonstrates":[261],"there":[263],"way":[266],"having":[272],"expand":[274],"number":[276],"issue":[278],"widths":[279],"or":[280],"become":[281],"superscalar.":[282],"In":[283],"effect,":[284],"this":[285],"represents":[286],"balance":[288],"expense,":[293],"making":[294],"COSMOS-RV":[295],"good":[297],"choice":[298],"soft":[301],"processors.":[307]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2026-05-30T00:00:00"}