{"id":"https://openalex.org/W7139006591","doi":"https://doi.org/10.1109/access.2026.3675504","title":"In(Si)Sim RVE\u2013Lightweight Open-Source Framework for Functional Verification of RISC-V Extensions","display_name":"In(Si)Sim RVE\u2013Lightweight Open-Source Framework for Functional Verification of RISC-V Extensions","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7139006591","doi":"https://doi.org/10.1109/access.2026.3675504"},"language":"en","primary_location":{"id":"doi:10.1109/access.2026.3675504","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675504","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"type":"article","indexed_in":["crossref","doaj"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1109/access.2026.3675504","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081657436","display_name":"Cosmin-Andrei Popovici","orcid":"https://orcid.org/0000-0002-9410-9343"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Cosmin-Andrei Popovici","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"],"raw_orcid":"https://orcid.org/0000-0002-9410-9343","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130112894","display_name":"Andrei Stan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Andrei Stan","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"],"raw_orcid":"https://orcid.org/0009-0006-0201-5099","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130151210","display_name":"George-Emil Vieriu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"George-Emil Vieriu","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"],"raw_orcid":"https://orcid.org/0009-0003-4872-493X","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024843075","display_name":"Vasile Manta","orcid":"https://orcid.org/0000-0002-5180-4151"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"Vasile-Ion Manta","raw_affiliation_strings":["Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania"],"raw_orcid":"https://orcid.org/0000-0002-5180-4151","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Faculty of Automatic Control and Computer Engineering, “Gheorghe Asachi” Technical University of Iaşi, Iaşi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":{"value":1850,"currency":"USD","value_usd":1850},"apc_paid":{"value":1850,"currency":"USD","value_usd":1850},"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36863379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"46349","last_page":"46370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.699400007724762,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.699400007724762,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07159999758005142,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.028200000524520874,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7649000287055969},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4982999861240387},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45579999685287476},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4101000130176544},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.37070000171661377},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.32989999651908875},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.31940001249313354},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.31850001215934753}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8435999751091003},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7649000287055969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5898000001907349},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5235999822616577},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4982999861240387},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45579999685287476},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4101000130176544},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.37070000171661377},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.32989999651908875},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.31940001249313354},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.31850001215934753},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.30090001225471497},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.29089999198913574},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.28349998593330383},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.2793000042438507},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2791000008583069},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.274399995803833},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2667999863624573},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.26019999384880066},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.2565999925136566},{"id":"https://openalex.org/C2983317576","wikidata":"https://www.wikidata.org/wiki/Q1853339","display_name":"Power demand","level":4,"score":0.2547999918460846}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/access.2026.3675504","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675504","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},{"id":"pmh:oai:doaj.org/article:cdc34276f0cf42f79cfe7808b9674e55","is_oa":true,"landing_page_url":"https://doaj.org/article/cdc34276f0cf42f79cfe7808b9674e55","pdf_url":null,"source":{"id":"https://openalex.org/S4306401280","display_name":"DOAJ (DOAJ: Directory of Open Access Journals)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Access, Vol 14, Pp 46349-46370 (2026)","raw_type":"article"}],"best_oa_location":{"id":"doi:10.1109/access.2026.3675504","is_oa":true,"landing_page_url":"https://doi.org/10.1109/access.2026.3675504","pdf_url":null,"source":{"id":"https://openalex.org/S2485537415","display_name":"IEEE Access","issn_l":"2169-3536","issn":["2169-3536"],"is_oa":true,"is_in_doaj":true,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Access","raw_type":"journal-article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8973007202148438}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"The":[0,108,153],"unprecedented":[1],"collaboration":[2],"efforts":[3],"of":[4,13,26,36,70,100,135,162,170,173],"universities,":[5],"corporations":[6],"and":[7,38,45,58,103,117,119,137,145,166],"enthusiasts":[8],"shown":[9],"in":[10,42,46],"the":[11,33,150,163,171,174,180,184],"development":[12],"hardware":[14,39,53],"implemented":[15],"algorithms":[16],"meant":[17],"to":[18],"maximize":[19],"computing":[20,56],"performance":[21],"while":[22],"lowering":[23],"power":[24],"consumption":[25,61],"RISC-V":[27,81,101],"based":[28],"Systems-on-Chip":[29],"is":[30,67],"proven":[31],"by":[32],"high":[34],"numbers":[35],"extensions":[37,102],"accelerators":[40,77,104],"presented":[41],"scientific":[43],"papers":[44],"public":[47],"GitHub":[48],"repositories.":[49],"Even":[50],"though":[51],"these":[52,76],"modules":[54],"improve":[55],"speeds":[57,134],"lower":[59],"energy":[60],"with":[62,112,125],"minimal":[63],"resources":[64,178],"overhead,":[65],"there":[66],"a":[68,80,93],"lack":[69],"dedicated":[71],"tools":[72],"for":[73,97,142,183],"exclusively":[74],"testing":[75],"without":[78],"having":[79],"RTL":[82],"model,":[83],"instructions":[84],"simulators":[85],"or":[86],"custom":[87],"built":[88],"interfaces.":[89],"This":[90],"paper":[91],"presents":[92],"lightweight":[94],"open-source":[95],"framework":[96,109,131],"functional":[98],"validation":[99],"implementing":[105],"R-type":[106],"instructions.":[107],"runs":[110],"tests":[111],"two":[113],"simulators,":[114],"Vivado":[115],"Xsim":[116],"Verilator,":[118],"on":[120,149],"an":[121],"FPGA":[122,154],"synthesizable":[123,151,155],"testbench":[124],"UART-feeded":[126],"test":[127,139,147,156],"cases.":[128],"In(Si)Sim":[129],"RVE":[130],"achieves":[132],"execution":[133],"1157":[136],"17077":[138],"cases/s,":[140],"respectively,":[141],"software":[143],"simulation":[144],"62.5":[146],"cases/s":[148],"testbench.":[152],"bench":[157],"uses":[158],"only":[159,167],"0.18-4.01":[160],"%":[161,169],"logical":[164],"LUTs":[165],"0.19-3.86":[168],"FFs":[172],"AMD":[175],"Artix-7":[176],"FPGAs":[177],"leaving":[179],"rest":[181],"available":[182],"user\u2019s":[185],"accelerator\u2019s":[186],"RTL.":[187]},"counts_by_year":[],"updated_date":"2026-03-31T06:02:25.137627","created_date":"2026-03-20T00:00:00"}